Successfully reported this slideshow.
We use your LinkedIn profile and activity data to personalize ads and to show you more relevant ads. You can change your ad preferences anytime.

CV

94 views

Published on

  • Be the first to comment

  • Be the first to like this

CV

  1. 1. Jeff Chien(Shih-Chieh Chien) Phone number:+886-975-657-588 E-mail:cmsjeff811012@gmail.com Education National Tsing Hua University(NTHU) Hsinchu, Taiwan Undergraduate Program of EECS (Sep. 2010-Feb. 2014) Master of Electrical engineering (Feb.2014-July.2015)  Graduate GPA:4.26/4.3  Undergraduate GPA:3.85/4.3  Relevant Courses:Wireline Communication Integrated Circuits(A+), Analog Integrated Circuits Analysis and Design I(A+), Analog Integrated Circuits Analysis and Design II(A+), Introduction to Integrated Circuit Design(A+), Analog and Digital Filter Design(A+), Analysis and Design of Microwave Circuits(A+), Millimeter-wave Circuits and Systems(A+), Phase Locked Loop Design and Applications(A+), Power Integrated Circuits Design(A+), RF IC Design(A) Experience Beijing Tsing Hua Univ. Beijing, China Summer Exchange Student  Designing a 2.4-GHz Doherty power amplifier on PCB Leadership Experience NTHU student association HsinChu, Taiwan Leader of Public Relations Section  Contact and communicate with students and sponsors to help the activities to be well-held. Competition awards NTHUEE Competition of Special Topic on Implementation HsinChu, Taiwan 4th place  Topic is “Frequency Divider with Digital Calibration and Voltage Controlled Oscillator for Motion Sensor Application”  Advisor is prof. Shuo-Hung Hsu
  2. 2. Other Tapeout Experiences  A 0.7-V Low-Phase-Noise Multi-mode Class-B/Class-C Combined Voltage-Controlled Oscillator for U-band and W-band applications L6 L8 VG Vctrl VDD G V2fo G VDD VSW1 VSW2 Vout+Vout- M1 M2 M3 M4 Cds1 Cds2 Cds3 Cds4 C1 C2 C3 C4 L1 L2 L3 L4 C5 C6 R1 R2 M5 M6 M7 M8M9 M10 L5 L7 Off- chip Bias-Tee Off- chip Bias-Tee L9 C7 M11 This work IMS 2014 TMTT 2011 IMS 2014 RFIC 2014 Technology 90nm CMOS 90nm CMOS 90nm CMOS 45nm CMOS 65nm CMOS Supply voltage(V) 0.7 2.4 0.6 1 1 Tuning range (GHz) 5.829 - - - - FTR(%) 13.72 10.4 8.75 88.5 27.9 f0(GHz) 42.486 46.2 64 37.8 66.1 Phase noise @10MHz -123.27 -104.6@1MHz -95@1Hz -90@1MHz -103@10MHz PDC (mW) 12.04 67.2 3.16 8-16 13 FoM -185.029 -179.62 -186 - - FoMT -187.776 -179.96 -185 -188.4 -177.2 100k 1M 10M 100M -135 -130 -125 -120 -115 -110 -105 -100 -95 -90 -85 -80 -75 -70 -65 -60 PhaseNoise(dBc/Hz) Offset Frequency(Hz) f0 = 38.64GHz 40G 40G -80 -75 -70 -65 -60 -55 -50 -45 -40 -35 -30 -25 -20 -15 -10 Power(dBm) Frequency(Hz) f0 = 40.1GHzspan 100MHz
  3. 3.  A Tri-band Resonance Voltage-Controlled Oscillator with Switched Transformer and DiCAD Tuning VB1 VB2 VB3 Vctrl Vctrl Low Frequency Band Metal 8 Metal 9 Vsw Medium Frequency Band High Frequency Band Vctrl VDD VDD VDD M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 M15 L1 L2 L3 L4 L5 L6 C1 C2 C3 a b a a ab a Off-chip Bias-Tee b 50Ω  A bandwidth-improved concurrent dual-band Lowe-Noise Amplifier for Ka- and V-band kVin Vout  A concurrent dual-band Power Amplifier with for K- and Ku-band Applications  A parallel-series concurrent dual band power amplifier with active notch filter for 5G communication systems and WiGig
  4. 4. Publications [1] S.-C. Chien and J. Y.-C. Liu, “A 0.7-V Low-Phase-Noise Multi-Mode Coupled Class-B/Class-C Voltage-Controlled Oscillator for Millimeter-Wave Applications,” IEEE Int. Microwave Symposium, Phoenix, May 2015. Additional Language:Mandarin Chinese, English Computer skills:MS office, C Simulation Tools:ADS, Cadence Spectre, Cadence Virtuoso, HSPICE, Sonnet, HFSS

×