Work items

389 views

Published on

Published in: Investor Relations
0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total views
389
On SlideShare
0
From Embeds
0
Number of Embeds
4
Actions
Shares
0
Downloads
3
Comments
0
Likes
0
Embeds 0
No embeds

No notes for slide

Work items

  1. 1. Work itemsBy Sean Chen
  2. 2. Work items● ATPG ● stil2tstl ● Slow path ● path delay● CPU test ● Test flow● JTAG ● Software solution ● openRISC● External work for free publish● Reference
  3. 3. stil2tstl● Whats stil /tstl ● Test Pattern – stil for human view – tstl for machine view● Why use it? ● License issue... ● Debug / Hack / Mask
  4. 4. stil2tstl Design flow *.STIL● Translation● Parser: Parser ● Define Key words● Assignment: ● Fit our data structures Lib Assignment (class)● Analysis: ● Preamble ● Shift Analysis ● capture● Translation: Translation ● Cycle based● Mapping: ● TSTL format Mapping
  5. 5. stil2tstl● Memory usage●
  6. 6. Traditional path delay flow PATH DELAY 1. Slack based 1.Report analysis1 2. Module based 3. clock based 6 *.xml total.rpt STA debussy2 1.False path analysis 2. scan path analysis scan.rpt3 1.critical path analysis 2.Latch analysis ana.rpt 3.Lopp analysis 4.Multi drive analysis 4 ATPG 5 NC-sim Pattern 1.ATPG report analysis 1.NC-sim report analysis atpg.rpt Nc-sim.rpt No Nc vs atpg analysis Yes
  7. 7. Enhance Path-Delay Flow Garbage in = out
  8. 8. Enhance Path-Delay Flow● Whats un-testable path? 0 1 0 1 1 0
  9. 9. Enhance Path-Delay Flow● Path extraction by STA ● Report timing … slack, multi cycle check... Is that enough ?
  10. 10. Enhance Path-Delay Flow● Sample timing report A true Path list { ===================== pin type incr path_delay c ===================== A[0] (in) 0 0 r U10/A NAND2 0 0 r U10/Y NAND2 1 1 f a b U9/A NOT1 0 1 f U9/Y NOT1 1 2 r U4/A NAND2 1 3 r U4/Y NAND2 1 4 f M[1] (out) 0 4 f d ==================== Data Required time 5 Data Arrival time 4 Only one to one path test ==================== not Slack 1 whole chip test } coverage lost ......
  11. 11. *.v *.lib Check design constrain Design constrain STA SCAN_CHIN SCAN SCAN TRS CELL CHIN XML Re_Check PATH VIEWER DELAY SLOW Report_timing Report_timingDebussy PATH SLOW PATH THROUGH LATCH SLOW PATH PATH DELAY
  12. 12. Enhance Path-Delay Flow● Simulation results Enhance flow is better
  13. 13. Enhance Path-Delay Flow● XML path Dumper
  14. 14. Flow extent
  15. 15. Commands ● Commands • max_paths • slack • -nworst • clock SLACK • launch • capture SLACK • IO SLACK + + CELL • each CELL +CLOCK – noZ Critical case filter • groupExample : commandwrite_delay_paths –group <list> -slack <float> -nworst <int> -max_paths <int>
  16. 16. CPU test flow● HW/SW co Design flow
  17. 17. CPU test flowThe key components of the ASCII Interface areASCII Interface configuration fileDVC fileASCII vector fileait tool for running timing translation automaticallyd2w for device cycle to timing setup conversionaiv tool for running pattern translation automaticallyv2b for translating tabular ASCII test patterns to binaryvector setups
  18. 18. CPU test flow
  19. 19. CPU test flow● Test flow
  20. 20. CPU test flow● Code analysis ● Test Suites – DC test, Cache test ● Setup Files – Pins, Levels, Timing, Vector, attribute
  21. 21. CPU test flow● Test-suite for Bin Map.● Whats Bin? ● CPU rank definition ex: 2.4G, 2.8G...
  22. 22. Hard to read
  23. 23. CPU test flow● HARD Bin(1) ● HARD Bin(2) C1 ULV00 C1 ULV00 C2 ULV01 C3 ULV02 C3 ULV02 C4 ULV03 ... ...
  24. 24. CPU test flow● For each bin classify ● Cut redundant Test suites ● Merge Test suites ● Reduce ATE test time ● Enhance flow density ● Reduce ATE memory usage
  25. 25. CPU test flow
  26. 26. JTAG● Whats JTAG? ● Standard Test Access Port and Boundary-Scan Architecture● Why use it? ● Easy debug ● GUI viewer ● Low cost ● Step by step● OpenRISC project
  27. 27. JTAG● Software solution
  28. 28. JTAG
  29. 29. JTAG● JTAG FSM
  30. 30. JTAG● Real view for JTAG● @ Print port parallel control “Wiggler”
  31. 31. JTAG● Wiggler
  32. 32. JTAG● DLL control
  33. 33. ● How to use.●
  34. 34. JTAG● Test pattern inserted launch/capture
  35. 35. JTAG verilog/ C/ Driver/
  36. 36. JTAG
  37. 37. JTAG
  38. 38. JTAG / UART● HW/SW co simulation All c model ● SystemC model ● c/c++ Hardware
  39. 39. JTAG / UART
  40. 40. JTAG● Same language @ platform ● Simulation time ● Debug ● Fast Test suite C/C++ Verilog 2 SystemC Hardware Driver Linux system call
  41. 41. External work for ARM● ARM ● ARM BUS 3.0 – AHB, APB, AHB2APB Bridge. – SystemC hardware model – Emulator platform ● ARM BUS 4.0 (AXI) – Emulator ● TLB(translation Lookup table) – Emulator ● Cross compiler (gcc) – Bootloader
  42. 42. External work● High level synthesis ● LLVM – C 2 Verilog assignment ● For loop 2 Bus interface emulator● RISC CPU – Emulator● 3D IC Power Partition● Multi STA
  43. 43. Reference● My site ● http://funningboy.blogspot.com/

×