Successfully reported this slideshow.



Published on

Published in: Lifestyle, Design
  • Be the first to comment


  2. 2. IA-32 Pentium Processor <ul><li>Is the processor introduced by Intel Corporation. </li></ul><ul><li>Now Intel processor is more known as Pentium Processor </li></ul>
  3. 3. Evolusi Penciptaan Pemproses Pentium <ul><li>1985 - IA-32 80386 Processor </li></ul><ul><li>1989 - IA-32 80486 Processor </li></ul><ul><li>1993 - Pentium </li></ul><ul><li>1995 - Pentium Pro </li></ul><ul><li>1997 - Pentium II </li></ul><ul><li>1999 - Pentium III </li></ul><ul><li>2000 - Pentium 4 </li></ul><ul><li>2001 - IA-64 Itanium </li></ul><ul><li>2002-current - Itanium 2 </li></ul>
  4. 4. IA-32 Processor 31 0 R0 R1 R7 8 Main Purpose Register   IA-32 Register Structure
  5. 5. IA-32 Processor <ul><li>Eight 32-bit register mark with (R0 – R7) are general purpose register </li></ul><ul><li>It is used to hold operand data or addressing information </li></ul>
  6. 6. IA-32 Processor <ul><li>Architecture based on memory model </li></ul><ul><li>Different area combination in memory is called segment </li></ul>
  7. 7. IA-32 Processor <ul><li>Code Segment (CS) </li></ul><ul><ul><li>Hold program instruction </li></ul></ul><ul><li>Stack Segment (SS) </li></ul><ul><ul><li>Contains processor stack </li></ul></ul><ul><li>4 Data Segment (DS) </li></ul><ul><ul><li>To hold operand data </li></ul></ul>
  8. 8. IA-32 Processor 16 0 CS SS DS ES FS GS 6 Segment Register Data Segment
  9. 9. IA-32 Processor <ul><li>Processor used segment register CS,SS, DS and ES to fetch code, stack and two data segment </li></ul>
  10. 10. 80386 and 80486 Processor <ul><li>80386 is the first processor which implement IA-32 architecture </li></ul><ul><li>80486 contains integer processing unit and floating point </li></ul><ul><li>80486 memory support is similar to 80386 </li></ul><ul><li>80486 allows parallelism and pipelining </li></ul>
  11. 11. Pentium Processor <ul><li>Upgraded 80486 </li></ul><ul><li>The power is twice 80486 </li></ul><ul><li>CISC architecture which achieved high performance by using RISC characteristic processor </li></ul><ul><li>Lets two instruction be executed in one clock cycle </li></ul>
  12. 12. Pentium Processor <ul><li>Use simple dynamic branch prediction form </li></ul><ul><li>Select direction either to choose last branch executed </li></ul><ul><li>Maximum instruction number can be executed in one cycle is two </li></ul>
  13. 13. Pentium Pro Processor <ul><li>Increase superscalar and the ability to execute instrcution without sequential Superscalar factor, is also known as maximum instruction can be execute in one clock cycle is three in Pentium Pro Processor </li></ul>
  14. 14. Pentium Pro Processor <ul><li>S uperscalar operation is supported by many execution unit including for integer operation and floating point unit </li></ul><ul><li>Ability to execute instruction in different sequence with data stated in program is fetch from memory </li></ul>
  15. 15. Pentium Pro Processor <ul><li>Lets many instruction executed simultaneously </li></ul><ul><li>External bus which control the circuit lets Pentium Pro to be used in multiprocessor system </li></ul>
  16. 16. Pentium II and III Processor <ul><li>Pentium II Processor add MMX instruction </li></ul><ul><li>MMX instruction prepare processor as parallel in multimedia operation towards pixel which describe graphical data </li></ul>
  17. 17. Pentium II and III Processor <ul><li>Pentium III Processor introduce vector instruction (SIMD) </li></ul><ul><li>Is an instruction to process vector operation at floating point data </li></ul>
  18. 18. Pentium 4 Processor <ul><li>Clock rate between 1.3 to 1.5 GHz </li></ul><ul><li>IA-32 instruction set fully supported including MMX and SSE instruction </li></ul><ul><li>Cache instruction to hold path segment execution, decoded instruction known as trace </li></ul>
  19. 19. Pentium 4 Processor <ul><li>Trace can be more than one branch in original program </li></ul><ul><li>If the path is repeated, execution will be much faster </li></ul><ul><li>Test will be done to ensure that the same branch is fetched when trace is repeated </li></ul>