SlideShare a Scribd company logo
1 of 18
A memory unit is a device to which binary
 information is transferred for storage and
                    from
    which information is retrieved when
     needed for processing. When data
          processing takes place,
information from memory is transferred to
  selected registers in the processing unit
   There are two types of memory that are used in digital
    systems: randoma cess memory
   (RAM) and read-only memory (ROM). RAM stores
    new information for later use. The process
   of storing new infomation into memory is referred to
    as a memory write operation. The process
   of transferring the stored information out of memory
    is referred to as a memory read opera-
   tion. RAM can perform both write and read
    operations. ROM can perfom only the read op-
   eratim. This means that suitable binary information is
    already stored inside memory and can
   be retrieved or read at any time. However, that
    information cannot be altered by writing
   A ROM is essentially a memory device in
    which permanent binary information is stored.
    The binary information must be specified by
    the designer and is then embedded in the unit
    to form the required interconnection pattern.
    Once the pattern is established, it stays within
    the unit even when power is turned off and on
    again.
   A block diagram of a ROM consisting of k inputs
    and n outputs is shown in diagram The inputs
    provide the address for memory, and the outputs
    give the data bits of the stored word that is
    selected by the address. The number of words in a
    ROM is determined from the fact that k address
    input lines are needed to specify 2k words. Note
    that ROM does not have data inputs, because it
    does not have a write operation. Integrated circuit
    ROM chips have one or more enable inputs and
    sometimes come with three-state outputs to
    facilitate the construction of large arrays of ROM,
   Consider, for example, a 32 X 8 ROM. The
    unit consists of 32 words of 8 bits each. There
    are five input lines that form the binary
    numbers from 0 through 31 for the address.
    Figure 7.10 shows the internal logic
    construction of this ROM. The five inputs are
    decoded into 32 distinct outputs by means of a
    5 X 32 decoder. Each output of the decoder
    represents a memory address.
The 32 outputs of the decoder are connected to
each of the eight OR gates. The diagram shows the
array logic convention used in complex circuits.
Each OR garc must be consided as having 32
inputs. Each output of the decoder is Connected to
one of the inputs of each OR gate, Since each OR
gate has 32 input connections and there are 8 OR
gares, the ROM contains 32 X 8 = 256 internal
connections. In general, a 2k X n ROM will have
internal k X 2k dcEOdet and n OR gates. Each OR
gate has inputs, which are connected to each of
the outputs of the decoder.
   The 256 intersections in Fig. 7.10 are
    programmable. A programmable connection
    between two lines is logically equivalent to a
    switch that can be altered to be either closed
    (meaning that the two lines are connected) or
    open (meaning that the two lines are
    disconnected). The programmable intersection
    between two lines is sometimes called a crosspoint
    Various physical devices are used to implement
    crosspoint switches. One of the simplest
    technologies employs a fuse that normally
    connects the two points, but is oped or "blown" by
    the application of a high-voltage pulse into the
    fuse
   The internal binary storage of a ROM is
    specified by a truth table that shows the word
    content in each address. For example, the
    content of a 32 X 8 ROM may be specified with
    a truth table similar to the one shown in Table
    7.3. The truth table shows the five inputs under
    which are listed all 32 addresses. Each address
    stores a word of 8 bits, wbich is listed in the
    outputs columns. The table shows only the first
    four and the last four words in tbe ROM. The
    complete table must include the list of all 32
    words,
   Design a combinational circuit using a ROM. The
    circuit accepts a three-bit number and out-
   puts a binary number equal to the square of the
    input number.
   The first step is to derive the truth table of the
    combinational circuit. In most cases. this is
   all that is needed, In other cases, we can use a
    partial truth table for the ROM by u- cer-
   tain properties in the output variables. Table 7.4 is
    the truth table for the combinational circuit.
   Three inputs and six outputs are nded to
    accommodate all possible binary numbers. We
    note
   that output Bo is always equal to input AD, SO
    there is no need to generate Bo with a ROM, since
    it is equal to an input variable. Moreover, output
    B1 is always 0, so this output is a huconstant We
    actually need to generate only four outputs with
    the ROM; the other two are readily obtained. The
    minimum size of ROM needed must have three
    inputs and four outputs. Three inputs specify eight
    words, so the ROM must be of size 8 X 4. The ROM
    implemenmtion is shown in Fig. 7.12. The three
    inputs specify eight words of four bits each. The
    truth table in Fig. 7.12@) specifies the information
    needed for programming the ROM. The blmk
    diagramSectlon 7.5 Read-Only Memory 303
Basittttt

More Related Content

What's hot

8086 handout for chapter one and two
8086 handout for chapter one and two8086 handout for chapter one and two
8086 handout for chapter one and twohaymanotyehuala
 
8086 class notes-Y.N.M
8086 class notes-Y.N.M8086 class notes-Y.N.M
8086 class notes-Y.N.MDr.YNM
 
Chapter 2 The 8088 Microprocessor
Chapter 2   The 8088 MicroprocessorChapter 2   The 8088 Microprocessor
Chapter 2 The 8088 MicroprocessorDwight Sabio
 
Memory sementation sem
Memory sementation semMemory sementation sem
Memory sementation semVishal Jangid
 
Architecture OF 8085
Architecture OF 8085Architecture OF 8085
Architecture OF 8085muneer.k
 
8086 memory segmentation
8086 memory segmentation8086 memory segmentation
8086 memory segmentationSridari Iyer
 
Memory Segmentation of 8086
Memory Segmentation of 8086Memory Segmentation of 8086
Memory Segmentation of 8086Nikhil Kumar
 
Architecture of 8086
Architecture of 8086Architecture of 8086
Architecture of 8086MOHAN MOHAN
 
8086 microprocessor-architecture
8086 microprocessor-architecture8086 microprocessor-architecture
8086 microprocessor-architectureprasadpawaskar
 
Computer registers
Computer registersComputer registers
Computer registersDeepikaT13
 
8086 microprocessor introduction
8086 microprocessor introduction8086 microprocessor introduction
8086 microprocessor introductionAakash Ugale
 
Memory mapping techniques and low power memory design
Memory mapping techniques and low power memory designMemory mapping techniques and low power memory design
Memory mapping techniques and low power memory designUET Taxila
 
Instruction Set and Assembly Language Programming
Instruction Set and Assembly Language ProgrammingInstruction Set and Assembly Language Programming
Instruction Set and Assembly Language ProgrammingBrenda Debra
 

What's hot (19)

8086 handout for chapter one and two
8086 handout for chapter one and two8086 handout for chapter one and two
8086 handout for chapter one and two
 
8086 class notes-Y.N.M
8086 class notes-Y.N.M8086 class notes-Y.N.M
8086 class notes-Y.N.M
 
Cache mapping
Cache mappingCache mapping
Cache mapping
 
Chapter 2 The 8088 Microprocessor
Chapter 2   The 8088 MicroprocessorChapter 2   The 8088 Microprocessor
Chapter 2 The 8088 Microprocessor
 
Memory sementation sem
Memory sementation semMemory sementation sem
Memory sementation sem
 
Cs14 406 mod1
Cs14 406 mod1Cs14 406 mod1
Cs14 406 mod1
 
Architecture OF 8085
Architecture OF 8085Architecture OF 8085
Architecture OF 8085
 
8086 memory segmentation
8086 memory segmentation8086 memory segmentation
8086 memory segmentation
 
Memory Segmentation of 8086
Memory Segmentation of 8086Memory Segmentation of 8086
Memory Segmentation of 8086
 
Architecture of 8086
Architecture of 8086Architecture of 8086
Architecture of 8086
 
8086 microprocessor-architecture
8086 microprocessor-architecture8086 microprocessor-architecture
8086 microprocessor-architecture
 
Memory Mapping Cache
Memory Mapping CacheMemory Mapping Cache
Memory Mapping Cache
 
Computer registers
Computer registersComputer registers
Computer registers
 
8086 architecture
8086 architecture8086 architecture
8086 architecture
 
Intel 8086
Intel 8086Intel 8086
Intel 8086
 
8086 microprocessor introduction
8086 microprocessor introduction8086 microprocessor introduction
8086 microprocessor introduction
 
Memory mapping techniques and low power memory design
Memory mapping techniques and low power memory designMemory mapping techniques and low power memory design
Memory mapping techniques and low power memory design
 
Instruction Set and Assembly Language Programming
Instruction Set and Assembly Language ProgrammingInstruction Set and Assembly Language Programming
Instruction Set and Assembly Language Programming
 
ME 2014-10001
ME 2014-10001ME 2014-10001
ME 2014-10001
 

Viewers also liked

Writing what I Perceive at Melin Glonc
Writing what I Perceive at Melin GloncWriting what I Perceive at Melin Glonc
Writing what I Perceive at Melin Gloncflofflach
 
йордан йорданов ит иновации в бизнеса фак. номер 105360
йордан йорданов ит иновации в бизнеса фак. номер 105360йордан йорданов ит иновации в бизнеса фак. номер 105360
йордан йорданов ит иновации в бизнеса фак. номер 105360Yordan Yordanov
 
Ch 1 part-1 final
Ch 1 part-1 finalCh 1 part-1 final
Ch 1 part-1 finalaminsir
 
Form & frame
Form & frameForm & frame
Form & frameaminsir
 
Cloud computing basics
Cloud computing basicsCloud computing basics
Cloud computing basicsAkshay Guleria
 
Add патентная защита оригинальных программных разработок
Add патентная защита оригинальных программных разработокAdd патентная защита оригинальных программных разработок
Add патентная защита оригинальных программных разработокSoftPatent
 
пропаганда порока в виртуальном мире
пропаганда порока в виртуальном мирепропаганда порока в виртуальном мире
пропаганда порока в виртуальном миреValery_leontev
 
Infocus IFRS Course Brochure
Infocus IFRS Course BrochureInfocus IFRS Course Brochure
Infocus IFRS Course Brochureequinoxtc
 
01通信原理第一讲
01通信原理第一讲01通信原理第一讲
01通信原理第一讲xdtxyl
 
a photo album for Rhôd 2012
a photo album for Rhôd 2012 a photo album for Rhôd 2012
a photo album for Rhôd 2012 flofflach
 
14 years of work linking to Rhôd
14 years of work linking to Rhôd14 years of work linking to Rhôd
14 years of work linking to Rhôdflofflach
 
Final lfh presentation (3)
Final lfh presentation (3)Final lfh presentation (3)
Final lfh presentation (3)__x86
 
Cross Platform Mobile Developmemnt
Cross Platform Mobile DevelopmemntCross Platform Mobile Developmemnt
Cross Platform Mobile DevelopmemntSoutom Dhara
 
Makalah hukum dan kebijakan lingkungan
Makalah hukum dan kebijakan lingkunganMakalah hukum dan kebijakan lingkungan
Makalah hukum dan kebijakan lingkunganHani Setia
 
Akshay Guleria digital innovations
Akshay Guleria digital innovationsAkshay Guleria digital innovations
Akshay Guleria digital innovationsAkshay Guleria
 

Viewers also liked (16)

Writing what I Perceive at Melin Glonc
Writing what I Perceive at Melin GloncWriting what I Perceive at Melin Glonc
Writing what I Perceive at Melin Glonc
 
йордан йорданов ит иновации в бизнеса фак. номер 105360
йордан йорданов ит иновации в бизнеса фак. номер 105360йордан йорданов ит иновации в бизнеса фак. номер 105360
йордан йорданов ит иновации в бизнеса фак. номер 105360
 
Ch 1 part-1 final
Ch 1 part-1 finalCh 1 part-1 final
Ch 1 part-1 final
 
Form & frame
Form & frameForm & frame
Form & frame
 
Cloud computing basics
Cloud computing basicsCloud computing basics
Cloud computing basics
 
Add патентная защита оригинальных программных разработок
Add патентная защита оригинальных программных разработокAdd патентная защита оригинальных программных разработок
Add патентная защита оригинальных программных разработок
 
Agcv
AgcvAgcv
Agcv
 
пропаганда порока в виртуальном мире
пропаганда порока в виртуальном мирепропаганда порока в виртуальном мире
пропаганда порока в виртуальном мире
 
Infocus IFRS Course Brochure
Infocus IFRS Course BrochureInfocus IFRS Course Brochure
Infocus IFRS Course Brochure
 
01通信原理第一讲
01通信原理第一讲01通信原理第一讲
01通信原理第一讲
 
a photo album for Rhôd 2012
a photo album for Rhôd 2012 a photo album for Rhôd 2012
a photo album for Rhôd 2012
 
14 years of work linking to Rhôd
14 years of work linking to Rhôd14 years of work linking to Rhôd
14 years of work linking to Rhôd
 
Final lfh presentation (3)
Final lfh presentation (3)Final lfh presentation (3)
Final lfh presentation (3)
 
Cross Platform Mobile Developmemnt
Cross Platform Mobile DevelopmemntCross Platform Mobile Developmemnt
Cross Platform Mobile Developmemnt
 
Makalah hukum dan kebijakan lingkungan
Makalah hukum dan kebijakan lingkunganMakalah hukum dan kebijakan lingkungan
Makalah hukum dan kebijakan lingkungan
 
Akshay Guleria digital innovations
Akshay Guleria digital innovationsAkshay Guleria digital innovations
Akshay Guleria digital innovations
 

Similar to Basittttt

Programmable Logic Devices
Programmable Logic DevicesProgrammable Logic Devices
Programmable Logic DevicesMadhusudan Donga
 
Lab 7 -RAM and ROM, Xilinx, Digelent BASYS experimentor board
Lab 7 -RAM and ROM, Xilinx, Digelent BASYS experimentor boardLab 7 -RAM and ROM, Xilinx, Digelent BASYS experimentor board
Lab 7 -RAM and ROM, Xilinx, Digelent BASYS experimentor boardKatrina Little
 
Instruction FormatMachine instruction has an opcode and zero or m.pdf
Instruction FormatMachine instruction has an opcode and zero or m.pdfInstruction FormatMachine instruction has an opcode and zero or m.pdf
Instruction FormatMachine instruction has an opcode and zero or m.pdfpritikulkarni20
 
Memory intrface and addrs modes
Memory intrface and addrs modesMemory intrface and addrs modes
Memory intrface and addrs modesbalbirvirdi
 
memory-interfacing.ppt
memory-interfacing.pptmemory-interfacing.ppt
memory-interfacing.pptVanitha472439
 
Computer Organization & Architecture.ppt
Computer Organization & Architecture.pptComputer Organization & Architecture.ppt
Computer Organization & Architecture.pptGauravSharmaIAHAP
 
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONSUNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONSDr.YNM
 
Bt0068 computer organization and architecture
Bt0068 computer organization and architecture Bt0068 computer organization and architecture
Bt0068 computer organization and architecture Techglyphs
 
Chp3 designing bus system, memory & io copy
Chp3 designing bus system, memory & io   copyChp3 designing bus system, memory & io   copy
Chp3 designing bus system, memory & io copymkazree
 
Microprocessor Part 1
Microprocessor    Part 1Microprocessor    Part 1
Microprocessor Part 1Sajan Agrawal
 
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEARDIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEARkasheen2803
 
Microprocessor instructions
Microprocessor instructionsMicroprocessor instructions
Microprocessor instructionshepzijustin
 

Similar to Basittttt (20)

Programmable Logic Devices
Programmable Logic DevicesProgrammable Logic Devices
Programmable Logic Devices
 
Lab 7 -RAM and ROM, Xilinx, Digelent BASYS experimentor board
Lab 7 -RAM and ROM, Xilinx, Digelent BASYS experimentor boardLab 7 -RAM and ROM, Xilinx, Digelent BASYS experimentor board
Lab 7 -RAM and ROM, Xilinx, Digelent BASYS experimentor board
 
Instruction FormatMachine instruction has an opcode and zero or m.pdf
Instruction FormatMachine instruction has an opcode and zero or m.pdfInstruction FormatMachine instruction has an opcode and zero or m.pdf
Instruction FormatMachine instruction has an opcode and zero or m.pdf
 
Memory intrface and addrs modes
Memory intrface and addrs modesMemory intrface and addrs modes
Memory intrface and addrs modes
 
memory-interfacing.ppt
memory-interfacing.pptmemory-interfacing.ppt
memory-interfacing.ppt
 
RAM Design
RAM DesignRAM Design
RAM Design
 
Module4
Module4Module4
Module4
 
Computer Organization & Architecture.ppt
Computer Organization & Architecture.pptComputer Organization & Architecture.ppt
Computer Organization & Architecture.ppt
 
Chapter 9
Chapter 9Chapter 9
Chapter 9
 
assignment 1-MC.pdf
assignment 1-MC.pdfassignment 1-MC.pdf
assignment 1-MC.pdf
 
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONSUNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
 
Memory unit 6
Memory unit 6Memory unit 6
Memory unit 6
 
8085
80858085
8085
 
Bt0068 computer organization and architecture
Bt0068 computer organization and architecture Bt0068 computer organization and architecture
Bt0068 computer organization and architecture
 
Chp3 designing bus system, memory & io copy
Chp3 designing bus system, memory & io   copyChp3 designing bus system, memory & io   copy
Chp3 designing bus system, memory & io copy
 
8085 archi
8085 archi8085 archi
8085 archi
 
Microprocessor Part 1
Microprocessor    Part 1Microprocessor    Part 1
Microprocessor Part 1
 
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEARDIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
 
Microprocessor instructions
Microprocessor instructionsMicroprocessor instructions
Microprocessor instructions
 
computer organization.pdf
computer organization.pdfcomputer organization.pdf
computer organization.pdf
 

Recently uploaded

BIOCHEMISTRY-CARBOHYDRATE METABOLISM CHAPTER 2.pptx
BIOCHEMISTRY-CARBOHYDRATE METABOLISM CHAPTER 2.pptxBIOCHEMISTRY-CARBOHYDRATE METABOLISM CHAPTER 2.pptx
BIOCHEMISTRY-CARBOHYDRATE METABOLISM CHAPTER 2.pptxSayali Powar
 
4.16.24 21st Century Movements for Black Lives.pptx
4.16.24 21st Century Movements for Black Lives.pptx4.16.24 21st Century Movements for Black Lives.pptx
4.16.24 21st Century Movements for Black Lives.pptxmary850239
 
week 1 cookery 8 fourth - quarter .pptx
week 1 cookery 8  fourth  -  quarter .pptxweek 1 cookery 8  fourth  -  quarter .pptx
week 1 cookery 8 fourth - quarter .pptxJonalynLegaspi2
 
Student Profile Sample - We help schools to connect the data they have, with ...
Student Profile Sample - We help schools to connect the data they have, with ...Student Profile Sample - We help schools to connect the data they have, with ...
Student Profile Sample - We help schools to connect the data they have, with ...Seán Kennedy
 
4.16.24 Poverty and Precarity--Desmond.pptx
4.16.24 Poverty and Precarity--Desmond.pptx4.16.24 Poverty and Precarity--Desmond.pptx
4.16.24 Poverty and Precarity--Desmond.pptxmary850239
 
INTRODUCTION TO CATHOLIC CHRISTOLOGY.pptx
INTRODUCTION TO CATHOLIC CHRISTOLOGY.pptxINTRODUCTION TO CATHOLIC CHRISTOLOGY.pptx
INTRODUCTION TO CATHOLIC CHRISTOLOGY.pptxHumphrey A Beña
 
Narcotic and Non Narcotic Analgesic..pdf
Narcotic and Non Narcotic Analgesic..pdfNarcotic and Non Narcotic Analgesic..pdf
Narcotic and Non Narcotic Analgesic..pdfPrerana Jadhav
 
Reading and Writing Skills 11 quarter 4 melc 1
Reading and Writing Skills 11 quarter 4 melc 1Reading and Writing Skills 11 quarter 4 melc 1
Reading and Writing Skills 11 quarter 4 melc 1GloryAnnCastre1
 
Concurrency Control in Database Management system
Concurrency Control in Database Management systemConcurrency Control in Database Management system
Concurrency Control in Database Management systemChristalin Nelson
 
Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)
Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)
Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)lakshayb543
 
ICS2208 Lecture6 Notes for SL spaces.pdf
ICS2208 Lecture6 Notes for SL spaces.pdfICS2208 Lecture6 Notes for SL spaces.pdf
ICS2208 Lecture6 Notes for SL spaces.pdfVanessa Camilleri
 
Transaction Management in Database Management System
Transaction Management in Database Management SystemTransaction Management in Database Management System
Transaction Management in Database Management SystemChristalin Nelson
 
Grade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdf
Grade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdfGrade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdf
Grade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdfJemuel Francisco
 
Beauty Amidst the Bytes_ Unearthing Unexpected Advantages of the Digital Wast...
Beauty Amidst the Bytes_ Unearthing Unexpected Advantages of the Digital Wast...Beauty Amidst the Bytes_ Unearthing Unexpected Advantages of the Digital Wast...
Beauty Amidst the Bytes_ Unearthing Unexpected Advantages of the Digital Wast...DhatriParmar
 
Team Lead Succeed – Helping you and your team achieve high-performance teamwo...
Team Lead Succeed – Helping you and your team achieve high-performance teamwo...Team Lead Succeed – Helping you and your team achieve high-performance teamwo...
Team Lead Succeed – Helping you and your team achieve high-performance teamwo...Association for Project Management
 
Man or Manufactured_ Redefining Humanity Through Biopunk Narratives.pptx
Man or Manufactured_ Redefining Humanity Through Biopunk Narratives.pptxMan or Manufactured_ Redefining Humanity Through Biopunk Narratives.pptx
Man or Manufactured_ Redefining Humanity Through Biopunk Narratives.pptxDhatriParmar
 
Oppenheimer Film Discussion for Philosophy and Film
Oppenheimer Film Discussion for Philosophy and FilmOppenheimer Film Discussion for Philosophy and Film
Oppenheimer Film Discussion for Philosophy and FilmStan Meyer
 
Textual Evidence in Reading and Writing of SHS
Textual Evidence in Reading and Writing of SHSTextual Evidence in Reading and Writing of SHS
Textual Evidence in Reading and Writing of SHSMae Pangan
 
How to Make a Duplicate of Your Odoo 17 Database
How to Make a Duplicate of Your Odoo 17 DatabaseHow to Make a Duplicate of Your Odoo 17 Database
How to Make a Duplicate of Your Odoo 17 DatabaseCeline George
 

Recently uploaded (20)

BIOCHEMISTRY-CARBOHYDRATE METABOLISM CHAPTER 2.pptx
BIOCHEMISTRY-CARBOHYDRATE METABOLISM CHAPTER 2.pptxBIOCHEMISTRY-CARBOHYDRATE METABOLISM CHAPTER 2.pptx
BIOCHEMISTRY-CARBOHYDRATE METABOLISM CHAPTER 2.pptx
 
4.16.24 21st Century Movements for Black Lives.pptx
4.16.24 21st Century Movements for Black Lives.pptx4.16.24 21st Century Movements for Black Lives.pptx
4.16.24 21st Century Movements for Black Lives.pptx
 
week 1 cookery 8 fourth - quarter .pptx
week 1 cookery 8  fourth  -  quarter .pptxweek 1 cookery 8  fourth  -  quarter .pptx
week 1 cookery 8 fourth - quarter .pptx
 
Student Profile Sample - We help schools to connect the data they have, with ...
Student Profile Sample - We help schools to connect the data they have, with ...Student Profile Sample - We help schools to connect the data they have, with ...
Student Profile Sample - We help schools to connect the data they have, with ...
 
4.16.24 Poverty and Precarity--Desmond.pptx
4.16.24 Poverty and Precarity--Desmond.pptx4.16.24 Poverty and Precarity--Desmond.pptx
4.16.24 Poverty and Precarity--Desmond.pptx
 
INTRODUCTION TO CATHOLIC CHRISTOLOGY.pptx
INTRODUCTION TO CATHOLIC CHRISTOLOGY.pptxINTRODUCTION TO CATHOLIC CHRISTOLOGY.pptx
INTRODUCTION TO CATHOLIC CHRISTOLOGY.pptx
 
Narcotic and Non Narcotic Analgesic..pdf
Narcotic and Non Narcotic Analgesic..pdfNarcotic and Non Narcotic Analgesic..pdf
Narcotic and Non Narcotic Analgesic..pdf
 
Reading and Writing Skills 11 quarter 4 melc 1
Reading and Writing Skills 11 quarter 4 melc 1Reading and Writing Skills 11 quarter 4 melc 1
Reading and Writing Skills 11 quarter 4 melc 1
 
Concurrency Control in Database Management system
Concurrency Control in Database Management systemConcurrency Control in Database Management system
Concurrency Control in Database Management system
 
Mattingly "AI & Prompt Design: Large Language Models"
Mattingly "AI & Prompt Design: Large Language Models"Mattingly "AI & Prompt Design: Large Language Models"
Mattingly "AI & Prompt Design: Large Language Models"
 
Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)
Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)
Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)
 
ICS2208 Lecture6 Notes for SL spaces.pdf
ICS2208 Lecture6 Notes for SL spaces.pdfICS2208 Lecture6 Notes for SL spaces.pdf
ICS2208 Lecture6 Notes for SL spaces.pdf
 
Transaction Management in Database Management System
Transaction Management in Database Management SystemTransaction Management in Database Management System
Transaction Management in Database Management System
 
Grade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdf
Grade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdfGrade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdf
Grade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdf
 
Beauty Amidst the Bytes_ Unearthing Unexpected Advantages of the Digital Wast...
Beauty Amidst the Bytes_ Unearthing Unexpected Advantages of the Digital Wast...Beauty Amidst the Bytes_ Unearthing Unexpected Advantages of the Digital Wast...
Beauty Amidst the Bytes_ Unearthing Unexpected Advantages of the Digital Wast...
 
Team Lead Succeed – Helping you and your team achieve high-performance teamwo...
Team Lead Succeed – Helping you and your team achieve high-performance teamwo...Team Lead Succeed – Helping you and your team achieve high-performance teamwo...
Team Lead Succeed – Helping you and your team achieve high-performance teamwo...
 
Man or Manufactured_ Redefining Humanity Through Biopunk Narratives.pptx
Man or Manufactured_ Redefining Humanity Through Biopunk Narratives.pptxMan or Manufactured_ Redefining Humanity Through Biopunk Narratives.pptx
Man or Manufactured_ Redefining Humanity Through Biopunk Narratives.pptx
 
Oppenheimer Film Discussion for Philosophy and Film
Oppenheimer Film Discussion for Philosophy and FilmOppenheimer Film Discussion for Philosophy and Film
Oppenheimer Film Discussion for Philosophy and Film
 
Textual Evidence in Reading and Writing of SHS
Textual Evidence in Reading and Writing of SHSTextual Evidence in Reading and Writing of SHS
Textual Evidence in Reading and Writing of SHS
 
How to Make a Duplicate of Your Odoo 17 Database
How to Make a Duplicate of Your Odoo 17 DatabaseHow to Make a Duplicate of Your Odoo 17 Database
How to Make a Duplicate of Your Odoo 17 Database
 

Basittttt

  • 1.
  • 2.
  • 3. A memory unit is a device to which binary information is transferred for storage and from which information is retrieved when needed for processing. When data processing takes place, information from memory is transferred to selected registers in the processing unit
  • 4. There are two types of memory that are used in digital systems: randoma cess memory  (RAM) and read-only memory (ROM). RAM stores new information for later use. The process  of storing new infomation into memory is referred to as a memory write operation. The process  of transferring the stored information out of memory is referred to as a memory read opera-  tion. RAM can perform both write and read operations. ROM can perfom only the read op-  eratim. This means that suitable binary information is already stored inside memory and can  be retrieved or read at any time. However, that information cannot be altered by writing
  • 5. A ROM is essentially a memory device in which permanent binary information is stored. The binary information must be specified by the designer and is then embedded in the unit to form the required interconnection pattern. Once the pattern is established, it stays within the unit even when power is turned off and on again.
  • 6.
  • 7. A block diagram of a ROM consisting of k inputs and n outputs is shown in diagram The inputs provide the address for memory, and the outputs give the data bits of the stored word that is selected by the address. The number of words in a ROM is determined from the fact that k address input lines are needed to specify 2k words. Note that ROM does not have data inputs, because it does not have a write operation. Integrated circuit ROM chips have one or more enable inputs and sometimes come with three-state outputs to facilitate the construction of large arrays of ROM,
  • 8. Consider, for example, a 32 X 8 ROM. The unit consists of 32 words of 8 bits each. There are five input lines that form the binary numbers from 0 through 31 for the address. Figure 7.10 shows the internal logic construction of this ROM. The five inputs are decoded into 32 distinct outputs by means of a 5 X 32 decoder. Each output of the decoder represents a memory address.
  • 9.
  • 10.
  • 11. The 32 outputs of the decoder are connected to each of the eight OR gates. The diagram shows the array logic convention used in complex circuits. Each OR garc must be consided as having 32 inputs. Each output of the decoder is Connected to one of the inputs of each OR gate, Since each OR gate has 32 input connections and there are 8 OR gares, the ROM contains 32 X 8 = 256 internal connections. In general, a 2k X n ROM will have internal k X 2k dcEOdet and n OR gates. Each OR gate has inputs, which are connected to each of the outputs of the decoder.
  • 12. The 256 intersections in Fig. 7.10 are programmable. A programmable connection between two lines is logically equivalent to a switch that can be altered to be either closed (meaning that the two lines are connected) or open (meaning that the two lines are disconnected). The programmable intersection between two lines is sometimes called a crosspoint Various physical devices are used to implement crosspoint switches. One of the simplest technologies employs a fuse that normally connects the two points, but is oped or "blown" by the application of a high-voltage pulse into the fuse
  • 13. The internal binary storage of a ROM is specified by a truth table that shows the word content in each address. For example, the content of a 32 X 8 ROM may be specified with a truth table similar to the one shown in Table 7.3. The truth table shows the five inputs under which are listed all 32 addresses. Each address stores a word of 8 bits, wbich is listed in the outputs columns. The table shows only the first four and the last four words in tbe ROM. The complete table must include the list of all 32 words,
  • 14.
  • 15.
  • 16. Design a combinational circuit using a ROM. The circuit accepts a three-bit number and out-  puts a binary number equal to the square of the input number.  The first step is to derive the truth table of the combinational circuit. In most cases. this is  all that is needed, In other cases, we can use a partial truth table for the ROM by u- cer-  tain properties in the output variables. Table 7.4 is the truth table for the combinational circuit.  Three inputs and six outputs are nded to accommodate all possible binary numbers. We note
  • 17. that output Bo is always equal to input AD, SO there is no need to generate Bo with a ROM, since it is equal to an input variable. Moreover, output B1 is always 0, so this output is a huconstant We actually need to generate only four outputs with the ROM; the other two are readily obtained. The minimum size of ROM needed must have three inputs and four outputs. Three inputs specify eight words, so the ROM must be of size 8 X 4. The ROM implemenmtion is shown in Fig. 7.12. The three inputs specify eight words of four bits each. The truth table in Fig. 7.12@) specifies the information needed for programming the ROM. The blmk diagramSectlon 7.5 Read-Only Memory 303