Hard IP Core design | Convolution Encoder

1,150 views

Published on

Presentation of our major project during b.tech. Staring from requirements, we had developed soft ip and then hard ip for convolution encoder.

0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total views
1,150
On SlideShare
0
From Embeds
0
Number of Embeds
2
Actions
Shares
0
Downloads
12
Comments
0
Likes
0
Embeds 0
No embeds

No notes for slide

Hard IP Core design | Convolution Encoder

  1. 1. Development of Hard Intellectual Property core for Convolution Encoder Guide: Prof. Usha Mehta Prepared By:- Archit (09bec101) Aalay (09bec025)
  2. 2. Steps Selection of IP-Core and its theory and study of IP-core VHDL and Verilog coding Implementing code on FPGA kit Layout MICROWIND software tool Comparison and readings
  3. 3. Review 1 Selection of IP-Core and its theory and study of IP-core VHDL and verilog code for state machine apprach
  4. 4. About convolution codes Error Correcting Code Sequential Codes Constraint length (k) (trade-off) Rate of Coder (r) (trade-off) Why so named ? Applications (wireless communication) Popular Codes (k=7; r=1/2)
  5. 5. Applications Wireless Standards : W-LAN, Wi-Max etc. Satellite communication Cellular Standards : GSM, CDMA, 3G etc.
  6. 6. Standard Polynomials
  7. 7. Example
  8. 8. Block Diagram View
  9. 9. State Machine View
  10. 10. Constraint length 7
  11. 11. Constraint length 7
  12. 12. Review 2 Both VHDL and Verilog codes are ready with block diagram approach Constraint Length 7; Rate ½ Results showing comparison with Coregen(Core Generation) Each component is made in microwind Dimension of Each Component made Also a C code for convolution coder is made to easy testing
  13. 13. Proposed Code VHDL Verilog RTL view
  14. 14. Proposed code
  15. 15. Proposed Code
  16. 16. Proposed Code
  17. 17. Coregen
  18. 18. Coregen
  19. 19. Comparison with Coregen
  20. 20. Components required No of components No of Transistors DFF 6 16 XOR2 4 4 XOR_regular 1 6
  21. 21. Layouts of each component
  22. 22. Layouts of DFF
  23. 23. Layouts of 2 input Xor XOR_2 Complements Available
  24. 24. Layouts of 2 input Xor XOR Regular Complements Not Available
  25. 25. Design schematic
  26. 26. Comparison with Verilog Compilation Using Verilog coding  63 NMOS  51 PMOS  114 Total  Buffers not provided  Metalization 3 levels  Area = 575.28 µm  Highly rectangular Proposed Hard IP  60 NMOS  60 PMOS  120 total  Bufferes provided  Metalization 2 layers  Area 186.3 square µm  Almost square
  27. 27. Review 3 Floor Planning Complete Layout SPICE simulation
  28. 28. Floor Planning
  29. 29. Floor Planning
  30. 30. Floor Planning
  31. 31. Pinout
  32. 32. Final Layout
  33. 33. Simulation
  34. 34. Spice Netlist Exported from Microwind Got introduced to Tanner, Mentor Graphics and SPICE syntax Readings are taken from Mentor Graphics
  35. 35. Readings Maximum Average Power dissipation 0.622 mW 0.130 mW Idd 0.519 mA 0.109 mA X to Z1 48.706 ps 38.347 ps X to Z2 66.721 ps 40.2042 ps Clk to Z1 49.974 ps 36.343 ps Clk to Z2 57.999 ps 38.493 ps Core Size : 186.3 sq. um Supply : 1.2 V
  36. 36. Summary Xilinx ISE: – Verilog, RTL, Spartan 3 kit DSCH: – Gate level, Transistor level Microwind: – Floor planning, Layout Mentor Graphics: – SPICE Simulation
  37. 37. Conclusion Great learnings – VLSI Industry – Coregen Implementation – Verilog Coding Better than Xilinx Coregen Better than direct Verilog Implementation
  38. 38. References Basics Of CMOS Cell Design – Etienne Sicard, Sonia Delmas Bendhia CMOS VLSI DESIGN : A Circuit and System Perspective – Neil H. E. Weste, David Harris, Ayan Banerjee CMOS Digital Integrated Circuit,3/E – Sung-Mo-Kang, Yusuf Leblebici
  39. 39. References Spice User Manual Draft 10 T-Spice 12 user guide – Tanner EDA tools Open Source Semiconductor Core Licesing – Harvard Journal of Law and Technology Digital Design 4th Edition – Morris Mano
  40. 40. Questions ??
  41. 41. Thank you ! Prof. Usha Mehta Mr. Dharmesh Patel Mr. Prasann Shukla Nirma University and All Professors – 4 years of great learning

×