Successfully reported this slideshow.
We use your LinkedIn profile and activity data to personalize ads and to show you more relevant ads. You can change your ad preferences anytime.
DSD and HDL Simulation, Assignment Questions
Problem Give the implementation of full-adder using [i] PROM [ii] PAL
Solutio...
Here, dots (.) indicate connections to AND gate inputs and cross mark (X) indicates fusible
(programmable) links.
[ii] PAL...
Problem Give the implementation of BCD-to-7 segment decoder using PLA. Assume common
cathode display.
Solution:
7-Segment ...
𝑔 = βˆ‘ 2, 3, 4, 5, 6, 8, 9
The implementation of BCD-to-7 segment decoder using PLA is shown below:
-----------------------...
Upcoming SlideShare
Loading in …5
×

prom,pld problems

2,748 views

Published on

Published in: Engineering, Technology, Education
  • Be the first to comment

prom,pld problems

  1. 1. DSD and HDL Simulation, Assignment Questions Problem Give the implementation of full-adder using [i] PROM [ii] PAL Solution: Consider the truth table of full-adder Consider expression for outputs S and Co 𝑆 = βˆ‘ 1, 2, 4, 7 and 𝐢 = βˆ‘ 3, 5, 6, 7 [i] Note that PROM has a fixed AND plane (usually implemented by using a decoder of suitable size) and a programmable OR plane. To implement 8 different product terms, a 3-to-8 decoder may be used. The full-adder implementation using PROM can be shown in different ways: OR OR
  2. 2. Here, dots (.) indicate connections to AND gate inputs and cross mark (X) indicates fusible (programmable) links. [ii] PAL has a programmable AND array and a fixed OR array. The full-adder implementation using PAL is shown below: Here, cross mark (X) indicates fusible (programmable) links and dot indicates fixed connections. --------------------------------------------------------------------------------------------------------------------
  3. 3. Problem Give the implementation of BCD-to-7 segment decoder using PLA. Assume common cathode display. Solution: 7-Segment display format 7-Segment Display Elements for all Numbers Consider the truth table of BCD-to-7 segment decoder Consider the expression for different outputs a, b, c, d, e, f, g π‘Ž = βˆ‘ 0, 2, 3, 5, 6, 7, 8,9 𝑏 = βˆ‘ 0, 1, 2, 3, 4, 7, 8, 9 𝑐 = βˆ‘ 0, 1, 3, 4, 5, 6, 7, 8, 9 𝑑 = βˆ‘ 0, 2, 3, 5, 6, 8 𝑒 = βˆ‘ 0, 2, 6, 8 𝑓 = βˆ‘ 0, 4, 5, 6, 8, 9
  4. 4. 𝑔 = βˆ‘ 2, 3, 4, 5, 6, 8, 9 The implementation of BCD-to-7 segment decoder using PLA is shown below: ------------------------------------------------------------------------------------------------------------------------------ Dr. D. V. Kamath Professor, Dept. of E&C Engg., MIT

Γ—