Design, Simulate and Program electronics,             dont waste your time compiling EDA tools.                           ...
MotivationImmense variety of tools usedGrowth of fabless business modelIncreasing complexity in deployment of Designplatfo...
Result – Fedora Electronic LabReady for Deployment ASIC Design Process toolsStandard 0.13µm cell librariesDesign tools for...
History and AchievementsFrom a handful of tools to a complete simulation platformSeveral Universities adopt, good feedback...
Current StatusA LiveDVD based on KDE4 nowAround 30 packages under FEL bannerSatisfactory level of Interoperability between...
Future WorkAddition of more packages (e.g. TkGate, Electric)Possibility of rolling in XMOS ToolsUpstream <--> FEL <--> Ups...
Future Work.. (contd)Collaboration with other related Special Interest GroupsIncrease the availability of quick start tuto...
Development Roadmap for Fedora 11        FUDConBrussels 2007 ­ chitlesh@fedoraproject.org
Questions & Answers       FUDConBrussels 2007 ­ chitlesh@fedoraproject.org
The                                              electronic lab team fedora-electronic-lab-list@redhat.com                ...
Upcoming SlideShare
Loading in …5
×

Fedora Electronics Laboratory - FOSS.IN 2008

620 views

Published on

Fedora Electronic Lab presentation at FOSS.IN 2008

Published in: Technology
0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total views
620
On SlideShare
0
From Embeds
0
Number of Embeds
2
Actions
Shares
0
Downloads
0
Comments
0
Likes
0
Embeds 0
No embeds

No notes for slide

Fedora Electronics Laboratory - FOSS.IN 2008

  1. 1. Design, Simulate and Program electronics, dont waste your time compiling EDA tools. electronic labPast, Present and FutureAanjhan RANGANATHANtuxmaniac@fedoraproject.orghttp://chitlesh.fedorapeople.org/FEL/ FUDConBrussels 2007 ­ chitlesh@fedoraproject.org
  2. 2. MotivationImmense variety of tools usedGrowth of fabless business modelIncreasing complexity in deployment of DesignplatformNeed for more collaboration among the Free SoftwareEDA developers a.k.a Interoperability :) FUDConBrussels 2007 ­ chitlesh@fedoraproject.org
  3. 3. Result – Fedora Electronic LabReady for Deployment ASIC Design Process toolsStandard 0.13µm cell librariesDesign tools for RTL/Logic Synthesis, AnalogSimulation, Micro controller Programming, H/WDevelopment and Debugging, Verification andDocumentation, Project Management FUDConBrussels 2007 ­ chitlesh@fedoraproject.org
  4. 4. History and AchievementsFrom a handful of tools to a complete simulation platformSeveral Universities adopt, good feedbacks.Compilation of LEON Sparc processor and DLXprocessorAttraction at LinuxTag2008, FOSDEMFEL LiveCD shipped with YOU Magazine FUDConBrussels 2007 ­ chitlesh@fedoraproject.org
  5. 5. Current StatusA LiveDVD based on KDE4 nowAround 30 packages under FEL bannerSatisfactory level of Interoperability between tools FUDConBrussels 2007 ­ chitlesh@fedoraproject.org
  6. 6. Future WorkAddition of more packages (e.g. TkGate, Electric)Possibility of rolling in XMOS ToolsUpstream <--> FEL <--> UpstreamPush more packages into “Extra Packages forEnterprise Linux (EPEL)” FUDConBrussels 2007 ­ chitlesh@fedoraproject.org
  7. 7. Future Work.. (contd)Collaboration with other related Special Interest GroupsIncrease the availability of quick start tutorialsand examples as a package itselfBetter test framework for FEL packages FUDConBrussels 2007 ­ chitlesh@fedoraproject.org
  8. 8. Development Roadmap for Fedora 11 FUDConBrussels 2007 ­ chitlesh@fedoraproject.org
  9. 9. Questions & Answers FUDConBrussels 2007 ­ chitlesh@fedoraproject.org
  10. 10. The                                              electronic lab team fedora-electronic-lab-list@redhat.com FUDConBrussels 2007 ­ chitlesh@fedoraproject.org

×