SlideShare a Scribd company logo
1 of 6
Topic
Flip flop
Group members
Muhammad Areeb
Muhaammad Anus
Hamza Akhter 3rd semester
Zeeshan feroz
Flip flop
Basic sequential logic circuit having two stable state
It can be serve as memory.
Sequential used to store data permanently
Lathches & flip flop are basic element for storing information
One latch flip flop can store one bit information
Flip flop v/s Latch
Most area (more gate)
contain two latches
More power (more gate)
Flipflop based design is
robust
fast
Less area (less gates)
Less power (less gates)
Latch based design is
noisy.
Slow
SR FLIP-FLOP: There are two inputs to the flip-flop defined as S and R. When I/Ps R = 0 and
S = 0 then O/P remains unchanged. When I/Ps R = 0 and S = 1 the flip-flop is switches to the
stable state where O/P is 1 i.e. SET. The I/P condition
is R = 1 and S = 0 the flip-flop is switched to the stable state where O/P is 0 i.e. RESET. The
I/P condition is R = 1 and S = 1 the flip-flop is switched to the stable state where O/P is
forbidden.
Nand
Nand
Nand
Nand
Clock Set Reset Qn+1
1 0 0 No change
1 0 1 0
1 1 0 1
1 1 1 ?
JK FLIP-FLOP: For purpose of counting, the JK flip-flop is the ideal
element to use. The variable J and K are called control I/Ps because they
determine what the flip- flop does when a positive edge arrives. When J
and K are both 0s, both NAND gates are disabled and Q retains its last
value.
Nand
Nand Nand
Nand
Clock Set Reset Qn+1
1 0 0 No change
1 0 1 0
1 1 0 1
1 1 1 Qn`
Q
Q
D FLIP –FLOP: This kind of flip flop prevents the
value of D from reaching the Q output until clock pulses
occur. When the clock is low, both AND gates are
disabled D can change value without affecting the value
of Q. On the other hand, when the clock is high, both
AND gates are enabled. In this case, Q is forced to equal
the value of D. When the clock again goes low, Q retains
or stores the last value of D. a D flip flop is a bistable
circuit whose D input is transferred to the output after a
clock pulse is received.
Input Output
0 0
1 1
T FLIP-FLOP: The T or "toggle" flip-flop changes its
output on each clock edge, giving an output which is half
the frequency of the signal to the T input. It is useful for
constructing binary counters, frequency dividers, and
general binary addition devices. It can be made from a J-
K flip-flop by tying both of its inputs high.
Clock Set Reset Qn+1
1 0 1 Nochange
1 1 0 Qn’

More Related Content

What's hot

What's hot (20)

sequential circuits
  sequential circuits  sequential circuits
sequential circuits
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
D and T Flip Flop
D and T Flip FlopD and T Flip Flop
D and T Flip Flop
 
Flip flop
Flip flopFlip flop
Flip flop
 
Memory elements
Memory elementsMemory elements
Memory elements
 
Chapter 6: Sequential Logic
Chapter 6: Sequential LogicChapter 6: Sequential Logic
Chapter 6: Sequential Logic
 
Computer Oragnization Flipflops
Computer Oragnization FlipflopsComputer Oragnization Flipflops
Computer Oragnization Flipflops
 
Flip-Flop || Digital Electronics
Flip-Flop || Digital ElectronicsFlip-Flop || Digital Electronics
Flip-Flop || Digital Electronics
 
flip flop circuits and its applications
flip flop circuits and its applicationsflip flop circuits and its applications
flip flop circuits and its applications
 
Flip flops
Flip flopsFlip flops
Flip flops
 
D Flip Flop
D Flip Flop D Flip Flop
D Flip Flop
 
Latches & flip flop
Latches & flip flopLatches & flip flop
Latches & flip flop
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
 
Flip flop
Flip flopFlip flop
Flip flop
 
Flip Flops DLD
Flip Flops DLDFlip Flops DLD
Flip Flops DLD
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
Flip-Flop (Clocked Bistable)
Flip-Flop (Clocked Bistable)Flip-Flop (Clocked Bistable)
Flip-Flop (Clocked Bistable)
 
12 latches
12 latches12 latches
12 latches
 
Flipflops JK T SR D All FlipFlop Slides
Flipflops JK T SR D All FlipFlop SlidesFlipflops JK T SR D All FlipFlop Slides
Flipflops JK T SR D All FlipFlop Slides
 
Sequential logics
Sequential logicsSequential logics
Sequential logics
 

Similar to Digital electronics Flip Flop

Flip Flop | Counters & Registers | Computer Fundamental and Organization
Flip Flop | Counters & Registers | Computer Fundamental and OrganizationFlip Flop | Counters & Registers | Computer Fundamental and Organization
Flip Flop | Counters & Registers | Computer Fundamental and OrganizationSmit Luvani
 
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-FlopsFYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-FlopsArti Parab Academics
 
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docxLab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docxDIPESH30
 
Bistable multivibators (flip flops)
Bistable multivibators (flip flops)Bistable multivibators (flip flops)
Bistable multivibators (flip flops)Karrar Abd Alhadi
 
Flipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflopsFlipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflopsstudent
 
BEEE FLIP FLOP & REGISTERS
BEEE FLIP FLOP & REGISTERSBEEE FLIP FLOP & REGISTERS
BEEE FLIP FLOP & REGISTERSVinithShenoy
 
flip flop Presentation
flip flop  Presentationflip flop  Presentation
flip flop Presentationmaalik123
 
SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]
SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]
SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]SUBHA SHREE
 
SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)
SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)
SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)Sairam Adithya
 
Flip flop slide
Flip flop slideFlip flop slide
Flip flop slidejyothir19
 
B sc3 unit 5 sequencial lc
B sc3 unit 5 sequencial lcB sc3 unit 5 sequencial lc
B sc3 unit 5 sequencial lcMahiboobAliMulla
 

Similar to Digital electronics Flip Flop (20)

Presentation On Flip-Flop
Presentation On Flip-FlopPresentation On Flip-Flop
Presentation On Flip-Flop
 
Flip Flop | Counters & Registers | Computer Fundamental and Organization
Flip Flop | Counters & Registers | Computer Fundamental and OrganizationFlip Flop | Counters & Registers | Computer Fundamental and Organization
Flip Flop | Counters & Registers | Computer Fundamental and Organization
 
Flipflop
FlipflopFlipflop
Flipflop
 
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-FlopsFYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
 
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docxLab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
 
FLIP FLOP (1).ppt
FLIP FLOP (1).pptFLIP FLOP (1).ppt
FLIP FLOP (1).ppt
 
Bistable multivibators (flip flops)
Bistable multivibators (flip flops)Bistable multivibators (flip flops)
Bistable multivibators (flip flops)
 
Flipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflopsFlipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflops
 
BEEE FLIP FLOP & REGISTERS
BEEE FLIP FLOP & REGISTERSBEEE FLIP FLOP & REGISTERS
BEEE FLIP FLOP & REGISTERS
 
flip flop Presentation
flip flop  Presentationflip flop  Presentation
flip flop Presentation
 
Lecture 1 6844
Lecture 1 6844Lecture 1 6844
Lecture 1 6844
 
SEQUENTIAL CIRCUITS [Flip-flops and Latches]
SEQUENTIAL CIRCUITS [Flip-flops and Latches]SEQUENTIAL CIRCUITS [Flip-flops and Latches]
SEQUENTIAL CIRCUITS [Flip-flops and Latches]
 
SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]
SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]
SEQUENTIAL CIRCUITS [FLIP FLOPS AND LATCHES]
 
SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)
SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)
SEQUENTIAL LOGIC CIRCUITS (FLIP FLOPS AND LATCHES)
 
All flipflop
All flipflopAll flipflop
All flipflop
 
DPCO UNIT 2.pptx
DPCO UNIT 2.pptxDPCO UNIT 2.pptx
DPCO UNIT 2.pptx
 
DPCO UNIT 2.pdf
DPCO UNIT 2.pdfDPCO UNIT 2.pdf
DPCO UNIT 2.pdf
 
Flip flop slide
Flip flop slideFlip flop slide
Flip flop slide
 
B sc3 unit 5 sequencial lc
B sc3 unit 5 sequencial lcB sc3 unit 5 sequencial lc
B sc3 unit 5 sequencial lc
 
Flip flop
Flip flopFlip flop
Flip flop
 

Recently uploaded

Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girlsssuser7cb4ff
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfAsst.prof M.Gokilavani
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catcherssdickerson1
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...VICTOR MAESTRE RAMIREZ
 
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfElectronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfme23b1001
 
Piping Basic stress analysis by engineering
Piping Basic stress analysis by engineeringPiping Basic stress analysis by engineering
Piping Basic stress analysis by engineeringJuanCarlosMorales19600
 
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxConcrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxKartikeyaDwivedi3
 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEroselinkalist12
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleAlluxio, Inc.
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfAsst.prof M.Gokilavani
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort servicejennyeacort
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxk795866
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AIabhishek36461
 
computer application and construction management
computer application and construction managementcomputer application and construction management
computer application and construction managementMariconPadriquez1
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...asadnawaz62
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncssuser2ae721
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substationstephanwindworld
 

Recently uploaded (20)

9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
 
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
 
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfElectronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdf
 
Piping Basic stress analysis by engineering
Piping Basic stress analysis by engineeringPiping Basic stress analysis by engineering
Piping Basic stress analysis by engineering
 
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxConcrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptx
 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at Scale
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
 
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptxExploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
 
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes  examplesPOWER SYSTEMS-1 Complete notes  examples
POWER SYSTEMS-1 Complete notes examples
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AI
 
computer application and construction management
computer application and construction managementcomputer application and construction management
computer application and construction management
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substation
 

Digital electronics Flip Flop

  • 1. Topic Flip flop Group members Muhammad Areeb Muhaammad Anus Hamza Akhter 3rd semester Zeeshan feroz
  • 2. Flip flop Basic sequential logic circuit having two stable state It can be serve as memory. Sequential used to store data permanently Lathches & flip flop are basic element for storing information One latch flip flop can store one bit information Flip flop v/s Latch Most area (more gate) contain two latches More power (more gate) Flipflop based design is robust fast Less area (less gates) Less power (less gates) Latch based design is noisy. Slow
  • 3. SR FLIP-FLOP: There are two inputs to the flip-flop defined as S and R. When I/Ps R = 0 and S = 0 then O/P remains unchanged. When I/Ps R = 0 and S = 1 the flip-flop is switches to the stable state where O/P is 1 i.e. SET. The I/P condition is R = 1 and S = 0 the flip-flop is switched to the stable state where O/P is 0 i.e. RESET. The I/P condition is R = 1 and S = 1 the flip-flop is switched to the stable state where O/P is forbidden. Nand Nand Nand Nand Clock Set Reset Qn+1 1 0 0 No change 1 0 1 0 1 1 0 1 1 1 1 ?
  • 4. JK FLIP-FLOP: For purpose of counting, the JK flip-flop is the ideal element to use. The variable J and K are called control I/Ps because they determine what the flip- flop does when a positive edge arrives. When J and K are both 0s, both NAND gates are disabled and Q retains its last value. Nand Nand Nand Nand Clock Set Reset Qn+1 1 0 0 No change 1 0 1 0 1 1 0 1 1 1 1 Qn` Q Q
  • 5. D FLIP –FLOP: This kind of flip flop prevents the value of D from reaching the Q output until clock pulses occur. When the clock is low, both AND gates are disabled D can change value without affecting the value of Q. On the other hand, when the clock is high, both AND gates are enabled. In this case, Q is forced to equal the value of D. When the clock again goes low, Q retains or stores the last value of D. a D flip flop is a bistable circuit whose D input is transferred to the output after a clock pulse is received. Input Output 0 0 1 1
  • 6. T FLIP-FLOP: The T or "toggle" flip-flop changes its output on each clock edge, giving an output which is half the frequency of the signal to the T input. It is useful for constructing binary counters, frequency dividers, and general binary addition devices. It can be made from a J- K flip-flop by tying both of its inputs high. Clock Set Reset Qn+1 1 0 1 Nochange 1 1 0 Qn’