VLSI IEEE 2012 Project @ Hades InfoTech

1,095 views

Published on

Hades Info Tech offers Real Time IEEE 2009 Projects in Embedded system, Microcontroller like ARM7, ARM9, DSP, VLSI, FPGA, RFID, wireless, ZIGBEE, Robotics, GSM, GPS/GPRS, Bio-Medical, Bio-Metrics, Finger Print, Access Control, MATLAB, Image Processing, Power Electronics

Published in: Education
0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total views
1,095
On SlideShare
0
From Embeds
0
Number of Embeds
2
Actions
Shares
0
Downloads
0
Comments
0
Likes
0
Embeds 0
No embeds

No notes for slide

VLSI IEEE 2012 Project @ Hades InfoTech

  1. 1. Hades InfoTech Pvt. LtdCODE YR VLSI IEEE 2012 – 13 PROJECTSHVL01 A Low Complexity MMSE for OFDM Systems over Frequency-Selective Fading ChannelsHVL02 Modified Kalman Filters for Channel Estimation in Orthogonal Space-Time Coded SystemsHVL03 A Novel All-Digital Multichannel Multimode RF Transmitter Using Delta-Sigma ModulationHVL04 A Low-Power Single-Phase Clock Multiband Flexible Divider IEEE Transaction - 2012HVL05 High-Speed Low-Power Viterbi Decoder Design for TCM DecodersHVL06 Pipelined Parallel FFT Architectures via Folding TransformationHVL07 Robust Secure Scan Design Against Scan-Based Differential CryptanalysisHVL08 Low-Complexity Iterative Channel Estimation for Turbo ReceiversHVL09 Nonlinear Trellis Codes for Binary-Input Binary-Output Multiple-Access Channels with Single-User DecodingHVL10 FPGA-Based Track Circuit for Railways Using Transmission EncodingHVL11 Accumulator Based 3-Weight Pattern GenerationHVL12 Low Overhead Fault-Tolerance Technique for Dynamically Reconfigurable Softcore ProcessorHVL13 On Modulo 2^n+1 Adder DesignHVL14 Resource-Efficient FPGA Architecture and Implementation of Hough TransformHVL15 Unified Architecture for Reed-Solomon Decoder Combined With Burst-Error Correction IEEE Transaction – 2012HVL16 Parallel Searching-Based Sphere Detector for MIMO Downlink OFDM SystemsHVL17 Testable Path Selection and Grouping for Faster Than At-Speed TestingHVL18 Modified Redundant Representation for Designing Arithmetic Circuits with Small ComplexityHVL19 A High Performance Video Transform Engine by Using Space-Time Scheduling StrategyHVL20 A Row-Parallel 8 x8 2-D DCT Architecture Using Algebraic Integer-Based Exact ComputationHVL21 A Multi-Resolution Fast Filter Bank for Spectrum Sensing in Military Radio ReceiversHVL22 Design and Implementation of a Pipelined Datapath for High-Speed Face Detection Using FPGAHVL23 Sub W Noise Reduction for CIC Hearing AidsHVL24 Perceptually Inspired Noise-Reduction Method for Binaural Hearing Aids No 68/82, L.D.G Road, Little Mount, Saidapet, Chennai-15 Ph: 044-43322196, Mobile: 9840989556, 9952050233 Mail: projects@hades.in, contact@hades.in www.hades.in Page |1

×