Logic Design - Chapter 9: Registers

815 views

Published on

- REGISTER WITH PARALLEL LOAD.
- SHIFT REGISTER BASICS.
- SERIAL IN/SERIAL OUT SHIFT REGISTERS.
- Operation Of Shift Registers.
- PARALLEL IN/SERIAL OUT SHIFT REGISTERS.
- 4-bit parallel in/serial out shift register.
- BIDIRECTIONAL SHIFT REGISTER.
- The function table of the register.
- Ring Shift Counter.
- Ring Shift Counter Operation.
- Johnson Shift Counter.
- Johnson Shift Counter Operation.

Published in: Education, Technology, Business
0 Comments
2 Likes
Statistics
Notes
  • Be the first to comment

No Downloads
Views
Total views
815
On SlideShare
0
From Embeds
0
Number of Embeds
2
Actions
Shares
0
Downloads
90
Comments
0
Likes
2
Embeds 0
No embeds

No notes for slide

Logic Design - Chapter 9: Registers

  1. 1. CHAPTER 9 REGISTERS 1
  2. 2. REGISTER WITH PARALLEL LOAD Load Clock Clear Function 0 x 1 No change 1 ↓ 1 Load x x 0 clear 2
  3. 3. SHIFT REGISTER BASICS 3
  4. 4. SERIAL IN/SERIAL OUT SHIFT REGISTERS CP 4
  5. 5. Operation Of Shift Registers Clock Serial I/P State of register Serial pulse Bit ( parallel outputs ) 0/P bit Initial 1 0 1 1 1 1 1 1 1 0 1 1 1 2 0 1 1 0 1 1 3 1 0 1 1 0 0 4 x 1 0 1 1 1 5
  6. 6. PARALLEL IN/SERIAL OUT SHIFT REGISTERS 6
  7. 7. 4-bit parallel in/serial out shift register 7
  8. 8. BIDIRECTIONAL SHIFT REGISTER No change Shift right Shift left Parallel load 8
  9. 9. The function table of the register S1 S0 Operation 0 0 No change. 0 1 Shift right. 1 0 Shift left. 1 1 Parallel load. 9
  10. 10. Ring Shift Counter 10
  11. 11. Ring Shift Counter Operation Q3 Q2 Q1 Q0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 11
  12. 12. Johnson Shift Counter 12
  13. 13. Johnson Shift Counter Operation 13
  14. 14. T0 T1 T2 T3 T4 T5 T6 T7 T0 Q3 0 0 0 0 1 1 1 1 0 Q2 0 0 0 1 1 1 1 0 0 Q1 0 0 1 1 1 1 0 0 0 Q0 0 1 1 1 1 0 0 0 0 14

×