Power Point

483 views

Published on

0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total views
483
On SlideShare
0
From Embeds
0
Number of Embeds
1
Actions
Shares
0
Downloads
4
Comments
0
Likes
0
Embeds 0
No embeds

No notes for slide

Power Point

  1. 1. BEE2 Hardware Status Jan 2005 Chen Chang, Pierre-Yves Droz, John Wawrzynek, Bob Brodersen EECS, UC Berkeley
  2. 2. Compute Module Diagram
  3. 3. Compute Module 14X17 inch 22 layer PCB
  4. 4. Testing methods <ul><li>Diagnostic shell running on the PowerPC of the FPGAs, which controls all test modules </li></ul><ul><li>Software control of I2C, PLL, Ethernet with Xilinx EDK IPs </li></ul><ul><li>Xilinx MGT BERT tester IP used for serial link test </li></ul><ul><li>Xilinx DDR2 memory tester for DRAM </li></ul><ul><li>This test suite will evolve into the full system on-line diagnostic package </li></ul>
  5. 5. Preliminary Testing Results <ul><li>Subsystem verified working: </li></ul><ul><ul><li>All power regulators </li></ul></ul><ul><ul><li>All FPGAs </li></ul></ul><ul><ul><li>System ACE, Compact Flash interface </li></ul></ul><ul><ul><li>100Base-T Ethernet </li></ul></ul><ul><ul><li>System clock distribution, PLL </li></ul></ul><ul><ul><li>RTC, Voltage monitor </li></ul></ul><ul><li>Interconnect preliminary speeds </li></ul><ul><ul><li>Inter-FPGA LVCMOS connections at least 200DDR rate with full global synchronous </li></ul></ul><ul><ul><li>Selected MGT links @ both 2.5 and 3.125 Gbps </li></ul></ul><ul><ul><li>Selected DRAM modules @ 390DDR rate </li></ul></ul>
  6. 6. MGT links Eye Diagrams
  7. 7. Potential Analog Frontends <ul><li>Radio Telescopes (ADC only) </li></ul><ul><ul><li>SETI: 300 MHz bands </li></ul></ul><ul><ul><li>ATA32: 400MHz bands </li></ul></ul><ul><ul><li>CARMA: 500MHz bands </li></ul></ul><ul><ul><li>VLBI: 1024MHz bands </li></ul></ul><ul><li>TV-band Cognitive radio (ADC/DAC) </li></ul><ul><ul><li>0.5~1GHz bandwidth </li></ul></ul><ul><li>Ultra-Wide Band radio (ADC/Pulse driver) </li></ul><ul><ul><li>1GHz bandwidth </li></ul></ul><ul><li>Direct digital synthesis of cable TV signals (DAC only) </li></ul><ul><ul><li>800MHz bandwidth </li></ul></ul>
  8. 8. BEE2 A/D interface overview <ul><li>Use IBOB to fanout the serial Infiniband connections to parallel LVDS/LVPEL signals </li></ul><ul><li>IBOB can be connected to BEE2 modules or directly to Infiniband swtiches </li></ul><ul><li>Built-in support to connect to the Mark-V disk array archiver </li></ul>
  9. 9. Infiniband Break-Out Board (IBOB)
  10. 10. 1 GHz Dual ADC Board
  11. 11. ADC LVDS output @ 500MHz
  12. 12. Hardware to do list for the next 6 month <ul><li>Full speed characterization of the BEE2 module </li></ul><ul><ul><li>Inter-FPGA connection with source synchronous </li></ul></ul><ul><ul><li>4 channel bonded MGT links </li></ul></ul><ul><ul><li>DDR2-400 memory 4 bank simultaneously </li></ul></ul><ul><ul><li>Other peripheral subsystems (USB, DVI, etc) </li></ul></ul><ul><li>System integration </li></ul><ul><ul><li>Acquire the Infiniband switch </li></ul></ul><ul><ul><li>Develop the IB link layer FPGA core </li></ul></ul><ul><ul><li>2 node system communication test </li></ul></ul><ul><li>ADC/IBOB interface testing </li></ul>
  13. 13. Hardware to do list for the next 6 month (cont.) <ul><li>Linux OS porting to BEE2 module </li></ul><ul><ul><li>Remote multi-user access/sharing of the hardware </li></ul></ul><ul><ul><li>Remote debug environment </li></ul></ul><ul><ul><li>Hardware-in-the-loop simulation environment </li></ul></ul><ul><li>10 node system manufacturing, testing, and integration </li></ul><ul><li>Continuing collaboration with SETI/RAL/ATA as well as Xilinx </li></ul><ul><ul><li>Hardware hand-off </li></ul></ul><ul><ul><li>Software infrustructure </li></ul></ul><ul><ul><li>Application development and testing </li></ul></ul>
  14. 14. Backup slides
  15. 15. Atmel Dual 1GHz ADC <ul><li>Interlace mode to provide 2GSPS </li></ul><ul><li>3 wire control interface, tons of tweak options </li></ul>LQFP144 Package 3.3V, 3.3V, 2.25V Supply voltages LVDS (1:1,1:2) Outputs 0.5V Input Voltage $155 Price (1K) 1.4W Power consumption 42dB SNR 0.5/1.5GHz Input BW (-0.5dB/-3dB) 6.8 ENOB @ Nyquist 8 Bits Dual 1000 MSPS AT84AD001B
  16. 16. IBOB PCB layout
  17. 17. Z-Dok+ connector <ul><li>High-speed differential signals </li></ul><ul><ul><li>up to 6.25Gbps per pair </li></ul></ul><ul><ul><li>8~72 pairs per connector </li></ul></ul><ul><li>Built-in PWR/GND utility contacts </li></ul><ul><ul><li>Each carry 5A current </li></ul></ul><ul><ul><li>Up to 6 contacts per connector </li></ul></ul>

×