SlideShare a Scribd company logo
1 of 3
Download to read offline
ARUMUGAM PETCHIMUTHU
Shanghai, China | +86 18616646152
arumugampetchimuthu@outlook.com | linkedin.com/in/petchimuthuarumugam
Overall 5+ Years of experience in Software Development & System Integration in Telecom, Datacom
wireless access gateway and Embedded Domain for various Development, Sustenance & System
Integration Requirements for Top Tier 1 Communication equipment vendors and consumer electronics
devices.
EXPERIENCE
JULY, 2014 – TILL DATE
SENIOR SOFTWARE ENGINEER, ALTRAN (ERSTWHILE ARICENT)
• Responsible for board bring-up(U-boot). Design and development & porting of device
drivers, firmware, BIST and diagnostic applications on secure embedded platforms.
• Highly experienced in FIPS complaint BSPs (Boot Loader, Kernel, File Sytems, Device
Drivers). Have sound experience in Secure boot implementation. Hands-on
experience of working in PCIEe/I2C/SPI bus interfaces with development & debugging
of device drivers.
• Highly experienced in QUALCOMM’s WLAN/5G chipsets, QCA SDK bring-up / Porting
on different platforms (OS & HW)(IPQ 8074A, SDX55, SDX24, PowerPC NXP T1024,
LSI AXM3500, Sitara processor (am3352), QUALCOMM’s AR9550 (MIPS74Kc) chipsets).
• Have rich experience porting third party software (Porting SDK’s, HAL, Drivers) to
customized hardware platforms.
• Have rich experience in working closely with Hardware Designers of High speed
boards on solutions needed for Manual/Manufacture Diagnostics Software
JAN, 2014 – JUNE, 2014
TRAINEE, ARICENT TECHNOLOGIES
• Responsible for development of diagnostic application to use in manufacturing
environment, for hardware validation.
EDUCATION
JANUARY 2018
MASTER OF TECHNOLOGY IN SOFTWARE SYSTEMS, BIRLA INSTITUTE OF
TECHNOLOGY & SCIENCE
Specialization in Embedded Systems | CGPA: 9.0
APRIL 2014
BACHELOR OF ENGINEERING IN ELECTRICAL & ELECTRONICS ENGINEERING,
ANNA UNIVERSITY
Secured First class | CGPA: 8.36
2
SKILLS
• Programming Languages: C, Shell scripting
• Tools : Git, GDB, Freescale Codewarrior IDE, Spectrum analyzer, JIRA,
Bugzilla, Gerrit, Wireshark Packet Capture, GCC, Trace32.
• Domains worked : Wireless, Datacom, Wireless Access Gateway, Wearables
• Technology/Protocols : Linux Kernel, Device Drivers, Boot loaders (UBOOT), Embedded
Telecom Equipment’s (Routers/Switches/line cards/chassis), Secure Boot.
• Bus Architecture : PCIe, SPI, I2C, SMI, USB2.0 (OTG/HOST/DEVICE), 802.11 a/b/n/g/ac
PROJECT EXPERIENCE
▪ 5G router development based on Qcom’s latest 5G chipset
Responsibilities
o Development of PCIe driver (for both EP & RC), to establish the communication interface
between 5G modem & IPQ Wi-Fi AP.
o Porting of MHI layer for custom target; that includes understanding of data & control
buffers exchange with the host over PCIe.
o Manipulate the CDT information, to enable the PCIe EP mode & MHI channels
establishment.
o Implement the Factory reset feature, by development of reset drivers in both IPQ &
SDX55 side with interrupt handlers, NAND flag update followed by kernel reset.
o Understanding of QMI layer, and MHI/QMI level IPC communication.
o Development antenna control driver, by controlling the GPIO pins based on the HW
configurations to achieve maximum gain. Also, corresponding HAL APIs, to provide the
abstract layer for application.
▪ Wireless Passive Optical Network (WPON v2.0) for Nokia
Responsibilities
o Developed the QoS egress feature for WPON v2.0 based on the WPON v2.0
requirements, by synchronizing the priority queues based on the P-bit value extracted
from packets.
o Integrated the existing QoS (Quality of Service) feature in v1.1 to WPON v2.0
architecture i.e. VPP (Vector Packet Processing) structure that is developed on top of
DPDK driver.
o Understanding on ACL, QoS, and IP Packet headers.
▪ Kernel Migration for Qualcomm Wearable devices
Responsibilities
o Responsible for checking the different features of wearable devices on the performance,
compatibility front after Kernel Migration.
o Responsible for understanding the CPU schedulers, governors & kernel security
implementation, and frame the test cases.
o Involved in the Kernel testing of Linux Wearable and Linux Embedded devices.
▪ OTN traffic handling in Enterprise Gateway
Responsibilities
o Implement the CHAL for LS PIU blade, after understanding of FNC proprietary CHAL
structure.
o DIP command implementation for verification of DHAL & CHAL layers.
o Development of Google test for CHAL code
3
▪ Access Point for Indoor Unit
Responsibilities
o QSDK migration from QCA_Networking_2016.SPF.2.0 to QCA_Networking_2016.SPF.4.0.
o RFFE protocol implementation using GPIO pins.
▪ Enterprise Gateway development
Responsibilities
o Complete Board bring-up with u-boot and Linux Kernel.
o Implementation of Secure boot in NXP T1024 processor, and encrypted file system at
linux level.
o Configuration of PCIe Switch in u-boot, for communication with end devices.
o Development of character driver for Power manager (Lattice ispPAC-POWR1220AT8).
▪ Business Gateway Development
Responsibilities
o Board bring-up, after porting the kernel & bootloader for the custom target.
o Design and development of device driver modules for I2C, GPIO and SPI devices in Linux
Kernel.
o Implementation of interrupt handling module to handle interrupts from POE devices
and post the event to user space.
o Accompanied hardware team in EDVT testing, for validation of boards.
o Support and bug fixing activities during the integration and system testing phases.
o Build and configuration management of the code repository.
o Support for compliance (Safety and FCC) certification at TUV Rheinland.
▪ Smart Energy Meter Reader
Responsibilities
o Customized the u-boot & kernel for the target and performed the board bring-up by SD
boot.
o Configured USB for multi-configuration as network, storage and debug console.
o Preparation of unit test plan, as per QA standards.
▪ Access Point development for HP
Responsibilities
o Board bring-up with u-boot in access point based on Qualcomm chipset AR9550 (for 2.4
GHz 11n) and AR9892 (for 5 GHz 11ac) that uses offload architecture.
o Developing configuration file for Hardware JTAG tool(BDI3000).
o Developing TTL script for validating NAND features for bad block management.
o Developed drivers for LED and reset handling.
o Design and development of Hardware diagnostics for the manufacturing environment.

More Related Content

What's hot

resume_update_13
resume_update_13resume_update_13
resume_update_13Mitritius J
 
Rahul_Ramani_Profile
Rahul_Ramani_ProfileRahul_Ramani_Profile
Rahul_Ramani_ProfileRahul Ramani
 
Jay_Vicory_Resume_2018
Jay_Vicory_Resume_2018Jay_Vicory_Resume_2018
Jay_Vicory_Resume_2018Jay Vicory
 
Albin profile
Albin profileAlbin profile
Albin profileAlbin B
 
NorthBridge Technology Overview
NorthBridge Technology OverviewNorthBridge Technology Overview
NorthBridge Technology OverviewAndrew Goodwin
 
Kartik_Parmar_Resume_2016
Kartik_Parmar_Resume_2016Kartik_Parmar_Resume_2016
Kartik_Parmar_Resume_2016Kartik Parmar
 
Tarun Makwana's Resume
Tarun Makwana's ResumeTarun Makwana's Resume
Tarun Makwana's ResumeTarun Makwana
 
Richard Bronson Full Resume 2015
Richard Bronson Full Resume 2015Richard Bronson Full Resume 2015
Richard Bronson Full Resume 2015Richard Bronson
 
Resume_DigitalIC_1
Resume_DigitalIC_1Resume_DigitalIC_1
Resume_DigitalIC_1Eunice Chen
 
Tech talk with Antmicro - Building your world out of blocks with renode and l...
Tech talk with Antmicro - Building your world out of blocks with renode and l...Tech talk with Antmicro - Building your world out of blocks with renode and l...
Tech talk with Antmicro - Building your world out of blocks with renode and l...RISC-V International
 
HARISH_Resume_Embedded_SW
HARISH_Resume_Embedded_SWHARISH_Resume_Embedded_SW
HARISH_Resume_Embedded_SWHarish Kumar S
 
Work Experiences in SoNix
Work Experiences in SoNixWork Experiences in SoNix
Work Experiences in SoNixZhijie Li
 
Stratix V FPGA Intro Presentation
Stratix V FPGA Intro PresentationStratix V FPGA Intro Presentation
Stratix V FPGA Intro PresentationAltera Corporation
 
Darshan Dehuniya - Resume - ASIC Verification Engineer (1)
Darshan Dehuniya - Resume - ASIC Verification Engineer  (1)Darshan Dehuniya - Resume - ASIC Verification Engineer  (1)
Darshan Dehuniya - Resume - ASIC Verification Engineer (1)Darshan Dehuniya
 

What's hot (20)

MarcoMorenoResume
MarcoMorenoResumeMarcoMorenoResume
MarcoMorenoResume
 
Resume_updated
Resume_updatedResume_updated
Resume_updated
 
resume_update_13
resume_update_13resume_update_13
resume_update_13
 
Rahul_Ramani_Profile
Rahul_Ramani_ProfileRahul_Ramani_Profile
Rahul_Ramani_Profile
 
Jay_Vicory_Resume_2018
Jay_Vicory_Resume_2018Jay_Vicory_Resume_2018
Jay_Vicory_Resume_2018
 
Albin profile
Albin profileAlbin profile
Albin profile
 
Resume
ResumeResume
Resume
 
NorthBridge Technology Overview
NorthBridge Technology OverviewNorthBridge Technology Overview
NorthBridge Technology Overview
 
Kartik_Parmar_Resume_2016
Kartik_Parmar_Resume_2016Kartik_Parmar_Resume_2016
Kartik_Parmar_Resume_2016
 
Tarun Makwana's Resume
Tarun Makwana's ResumeTarun Makwana's Resume
Tarun Makwana's Resume
 
Richard Bronson Full Resume 2015
Richard Bronson Full Resume 2015Richard Bronson Full Resume 2015
Richard Bronson Full Resume 2015
 
Resume_DigitalIC_1
Resume_DigitalIC_1Resume_DigitalIC_1
Resume_DigitalIC_1
 
Tech talk with Antmicro - Building your world out of blocks with renode and l...
Tech talk with Antmicro - Building your world out of blocks with renode and l...Tech talk with Antmicro - Building your world out of blocks with renode and l...
Tech talk with Antmicro - Building your world out of blocks with renode and l...
 
HARISH_Resume_Embedded_SW
HARISH_Resume_Embedded_SWHARISH_Resume_Embedded_SW
HARISH_Resume_Embedded_SW
 
Resume M_Shams_qureshi
Resume M_Shams_qureshi Resume M_Shams_qureshi
Resume M_Shams_qureshi
 
Sahil_Resume
Sahil_ResumeSahil_Resume
Sahil_Resume
 
Work Experiences in SoNix
Work Experiences in SoNixWork Experiences in SoNix
Work Experiences in SoNix
 
Stratix V FPGA Intro Presentation
Stratix V FPGA Intro PresentationStratix V FPGA Intro Presentation
Stratix V FPGA Intro Presentation
 
RISC-V: The Open Era of Computing
RISC-V: The Open Era of ComputingRISC-V: The Open Era of Computing
RISC-V: The Open Era of Computing
 
Darshan Dehuniya - Resume - ASIC Verification Engineer (1)
Darshan Dehuniya - Resume - ASIC Verification Engineer  (1)Darshan Dehuniya - Resume - ASIC Verification Engineer  (1)
Darshan Dehuniya - Resume - ASIC Verification Engineer (1)
 

Similar to ArumugamPetchimuthu_CV

Similar to ArumugamPetchimuthu_CV (20)

Harsh gaurav
Harsh gauravHarsh gaurav
Harsh gaurav
 
Abhishek_cv
Abhishek_cvAbhishek_cv
Abhishek_cv
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
 
V.S.VamsiKrishna
V.S.VamsiKrishnaV.S.VamsiKrishna
V.S.VamsiKrishna
 
Ankit Vakil (1)
Ankit Vakil (1)Ankit Vakil (1)
Ankit Vakil (1)
 
Kirti_Exp_Datacom_testing
Kirti_Exp_Datacom_testingKirti_Exp_Datacom_testing
Kirti_Exp_Datacom_testing
 
Eric Theis resume61.1
Eric Theis resume61.1Eric Theis resume61.1
Eric Theis resume61.1
 
Raju_Biswas_Resume
Raju_Biswas_ResumeRaju_Biswas_Resume
Raju_Biswas_Resume
 
Prasad_Meduri
Prasad_MeduriPrasad_Meduri
Prasad_Meduri
 
Promwad's CPE Team Profile
Promwad's CPE Team ProfilePromwad's CPE Team Profile
Promwad's CPE Team Profile
 
Resume
ResumeResume
Resume
 
PrasadResume
PrasadResumePrasadResume
PrasadResume
 
verification resume
verification resumeverification resume
verification resume
 
Vinay's_profile
Vinay's_profileVinay's_profile
Vinay's_profile
 
Christopher_Reder_2016
Christopher_Reder_2016Christopher_Reder_2016
Christopher_Reder_2016
 
veera (updated)
veera (updated)veera (updated)
veera (updated)
 
PalinaBheemaRao_CV
PalinaBheemaRao_CVPalinaBheemaRao_CV
PalinaBheemaRao_CV
 
SPOORTHI_P_Curriculum vitae (1)
SPOORTHI_P_Curriculum vitae (1)SPOORTHI_P_Curriculum vitae (1)
SPOORTHI_P_Curriculum vitae (1)
 
CV_KAhmed
CV_KAhmedCV_KAhmed
CV_KAhmed
 
NAGESH B KALAL
NAGESH B KALALNAGESH B KALAL
NAGESH B KALAL
 

Recently uploaded

Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHC Sai Kiran
 
National Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfNational Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfRajuKanojiya4
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptSAURABHKUMAR892774
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort servicejennyeacort
 
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girlsssuser7cb4ff
 
Industrial Safety Unit-I SAFETY TERMINOLOGIES
Industrial Safety Unit-I SAFETY TERMINOLOGIESIndustrial Safety Unit-I SAFETY TERMINOLOGIES
Industrial Safety Unit-I SAFETY TERMINOLOGIESNarmatha D
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating SystemRashmi Bhat
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...asadnawaz62
 
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfgUnit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfgsaravananr517913
 
Steel Structures - Building technology.pptx
Steel Structures - Building technology.pptxSteel Structures - Building technology.pptx
Steel Structures - Building technology.pptxNikhil Raut
 
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxConcrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxKartikeyaDwivedi3
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)Dr SOUNDIRARAJ N
 
An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...Chandu841456
 
welding defects observed during the welding
welding defects observed during the weldingwelding defects observed during the welding
welding defects observed during the weldingMuhammadUzairLiaqat
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionDr.Costas Sachpazis
 
The SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsThe SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsDILIPKUMARMONDAL6
 
Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...121011101441
 
Transport layer issues and challenges - Guide
Transport layer issues and challenges - GuideTransport layer issues and challenges - Guide
Transport layer issues and challenges - GuideGOPINATHS437943
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substationstephanwindworld
 

Recently uploaded (20)

Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECH
 
National Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfNational Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdf
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.ppt
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
 
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
 
Industrial Safety Unit-I SAFETY TERMINOLOGIES
Industrial Safety Unit-I SAFETY TERMINOLOGIESIndustrial Safety Unit-I SAFETY TERMINOLOGIES
Industrial Safety Unit-I SAFETY TERMINOLOGIES
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating System
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
 
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfgUnit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
 
Steel Structures - Building technology.pptx
Steel Structures - Building technology.pptxSteel Structures - Building technology.pptx
Steel Structures - Building technology.pptx
 
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxConcrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptx
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
 
An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...
 
welding defects observed during the welding
welding defects observed during the weldingwelding defects observed during the welding
welding defects observed during the welding
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
 
The SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsThe SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teams
 
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdfDesign and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
 
Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...
 
Transport layer issues and challenges - Guide
Transport layer issues and challenges - GuideTransport layer issues and challenges - Guide
Transport layer issues and challenges - Guide
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substation
 

ArumugamPetchimuthu_CV

  • 1. ARUMUGAM PETCHIMUTHU Shanghai, China | +86 18616646152 arumugampetchimuthu@outlook.com | linkedin.com/in/petchimuthuarumugam Overall 5+ Years of experience in Software Development & System Integration in Telecom, Datacom wireless access gateway and Embedded Domain for various Development, Sustenance & System Integration Requirements for Top Tier 1 Communication equipment vendors and consumer electronics devices. EXPERIENCE JULY, 2014 – TILL DATE SENIOR SOFTWARE ENGINEER, ALTRAN (ERSTWHILE ARICENT) • Responsible for board bring-up(U-boot). Design and development & porting of device drivers, firmware, BIST and diagnostic applications on secure embedded platforms. • Highly experienced in FIPS complaint BSPs (Boot Loader, Kernel, File Sytems, Device Drivers). Have sound experience in Secure boot implementation. Hands-on experience of working in PCIEe/I2C/SPI bus interfaces with development & debugging of device drivers. • Highly experienced in QUALCOMM’s WLAN/5G chipsets, QCA SDK bring-up / Porting on different platforms (OS & HW)(IPQ 8074A, SDX55, SDX24, PowerPC NXP T1024, LSI AXM3500, Sitara processor (am3352), QUALCOMM’s AR9550 (MIPS74Kc) chipsets). • Have rich experience porting third party software (Porting SDK’s, HAL, Drivers) to customized hardware platforms. • Have rich experience in working closely with Hardware Designers of High speed boards on solutions needed for Manual/Manufacture Diagnostics Software JAN, 2014 – JUNE, 2014 TRAINEE, ARICENT TECHNOLOGIES • Responsible for development of diagnostic application to use in manufacturing environment, for hardware validation. EDUCATION JANUARY 2018 MASTER OF TECHNOLOGY IN SOFTWARE SYSTEMS, BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE Specialization in Embedded Systems | CGPA: 9.0 APRIL 2014 BACHELOR OF ENGINEERING IN ELECTRICAL & ELECTRONICS ENGINEERING, ANNA UNIVERSITY Secured First class | CGPA: 8.36
  • 2. 2 SKILLS • Programming Languages: C, Shell scripting • Tools : Git, GDB, Freescale Codewarrior IDE, Spectrum analyzer, JIRA, Bugzilla, Gerrit, Wireshark Packet Capture, GCC, Trace32. • Domains worked : Wireless, Datacom, Wireless Access Gateway, Wearables • Technology/Protocols : Linux Kernel, Device Drivers, Boot loaders (UBOOT), Embedded Telecom Equipment’s (Routers/Switches/line cards/chassis), Secure Boot. • Bus Architecture : PCIe, SPI, I2C, SMI, USB2.0 (OTG/HOST/DEVICE), 802.11 a/b/n/g/ac PROJECT EXPERIENCE ▪ 5G router development based on Qcom’s latest 5G chipset Responsibilities o Development of PCIe driver (for both EP & RC), to establish the communication interface between 5G modem & IPQ Wi-Fi AP. o Porting of MHI layer for custom target; that includes understanding of data & control buffers exchange with the host over PCIe. o Manipulate the CDT information, to enable the PCIe EP mode & MHI channels establishment. o Implement the Factory reset feature, by development of reset drivers in both IPQ & SDX55 side with interrupt handlers, NAND flag update followed by kernel reset. o Understanding of QMI layer, and MHI/QMI level IPC communication. o Development antenna control driver, by controlling the GPIO pins based on the HW configurations to achieve maximum gain. Also, corresponding HAL APIs, to provide the abstract layer for application. ▪ Wireless Passive Optical Network (WPON v2.0) for Nokia Responsibilities o Developed the QoS egress feature for WPON v2.0 based on the WPON v2.0 requirements, by synchronizing the priority queues based on the P-bit value extracted from packets. o Integrated the existing QoS (Quality of Service) feature in v1.1 to WPON v2.0 architecture i.e. VPP (Vector Packet Processing) structure that is developed on top of DPDK driver. o Understanding on ACL, QoS, and IP Packet headers. ▪ Kernel Migration for Qualcomm Wearable devices Responsibilities o Responsible for checking the different features of wearable devices on the performance, compatibility front after Kernel Migration. o Responsible for understanding the CPU schedulers, governors & kernel security implementation, and frame the test cases. o Involved in the Kernel testing of Linux Wearable and Linux Embedded devices. ▪ OTN traffic handling in Enterprise Gateway Responsibilities o Implement the CHAL for LS PIU blade, after understanding of FNC proprietary CHAL structure. o DIP command implementation for verification of DHAL & CHAL layers. o Development of Google test for CHAL code
  • 3. 3 ▪ Access Point for Indoor Unit Responsibilities o QSDK migration from QCA_Networking_2016.SPF.2.0 to QCA_Networking_2016.SPF.4.0. o RFFE protocol implementation using GPIO pins. ▪ Enterprise Gateway development Responsibilities o Complete Board bring-up with u-boot and Linux Kernel. o Implementation of Secure boot in NXP T1024 processor, and encrypted file system at linux level. o Configuration of PCIe Switch in u-boot, for communication with end devices. o Development of character driver for Power manager (Lattice ispPAC-POWR1220AT8). ▪ Business Gateway Development Responsibilities o Board bring-up, after porting the kernel & bootloader for the custom target. o Design and development of device driver modules for I2C, GPIO and SPI devices in Linux Kernel. o Implementation of interrupt handling module to handle interrupts from POE devices and post the event to user space. o Accompanied hardware team in EDVT testing, for validation of boards. o Support and bug fixing activities during the integration and system testing phases. o Build and configuration management of the code repository. o Support for compliance (Safety and FCC) certification at TUV Rheinland. ▪ Smart Energy Meter Reader Responsibilities o Customized the u-boot & kernel for the target and performed the board bring-up by SD boot. o Configured USB for multi-configuration as network, storage and debug console. o Preparation of unit test plan, as per QA standards. ▪ Access Point development for HP Responsibilities o Board bring-up with u-boot in access point based on Qualcomm chipset AR9550 (for 2.4 GHz 11n) and AR9892 (for 5 GHz 11ac) that uses offload architecture. o Developing configuration file for Hardware JTAG tool(BDI3000). o Developing TTL script for validating NAND features for bad block management. o Developed drivers for LED and reset handling. o Design and development of Hardware diagnostics for the manufacturing environment.