Successfully reported this slideshow.
We use your LinkedIn profile and activity data to personalize ads and to show you more relevant ads. You can change your ad preferences anytime.

POLYTEDA: Power DRC/LVS, June 2017


Published on

PowerDRC/LVS is designed to process integrated circuit (IC) designs of various size at technology nodes up to 28nm, with run times which are fast and completely predictable. In May 2017 POLYTEDA announced the general availability of PowerDRC/LVS 2.3.

Published in: Technology
  • Be the first to comment

  • Be the first to like this

POLYTEDA: Power DRC/LVS, June 2017

  1. 1. June 2017 PowerDRC/LVS Overview of advanced solution for physical verification of ICs
  2. 2. PV background2  Physical Verification (PV) is a step in microchip design. A layout of new device is checked to find and fix errors before actual manufacturing  The check is done by special EDA software - Design Rule Check (DRC) tool  Missing error on this stage leads to creating malfunctioned microchip and cost multi-million dollar losses for semiconductor manufacturers  Another major factor is time. PV is one of the longest stages in design process. It can takes several days for DRC tool to make just one iteration on modern super large microchips.
  3. 3. Corporate background 3 Fastest & most accurate DRC technology and cloud-ready PV-flow Founded in 2009. Privately held by KM Core ( Launched the spin-off company in 2015 – POLYTEDA CLOUD to develop PowerDRC/LVS in a cloud environment using innovative business model. World-wide presence:  Headquarters, R&D and technical support team resides in Kiev, Ukraine  Sales & Marketing provided by TEKSTART LLC (US, Taiwan, Israel, Japan)  Sales in India region provided by Cadre Design System  Business Development provided by Borsch Ventures
  4. 4. PowerDRC/LVS capabilities4 DRC - design rules checking in layout LVS – layout vs schematic verification NVN – schematic vs schematic netlists comparison ERC – custom electrical rules checking (depends on foundry requirements) XOR– full layer-by-layer comparison between two layouts QuickDiff – diffing of layout versions to ensure ECO (engineering change order) Fillerlayers generation Support of antenna rules, density rules, pads, latches and other special rules Graphical visualization of DRC violations or XOR discrepancies LVS cross-probing, highlighting of extraction errors and shorted nets
  5. 5. 5 Patent-pending One-Shot™ processing Window Scanning Unleash Using Core technology Strip processing for multi-CPU Hierarchical processing of cell arrays One-shot Processing Unique, encapsulation of rules, layers & operations
  6. 6. PowerDRC™ 6 The main idea of PowerDRC/LVS is to speed up the process of physical verification by using One-Shot™ processing that delivers maximum CPU efficiency per one rule check Silicon-proven: 250nm, 180nm, 130nm, 90nm, 65nm, 40nm Effective at 32nm and 28nm Fastest and most accurate native flat DRC engine on the market Predictable performance and behavior Multi-CPU and hierarchical operations for linear performance gain
  7. 7. Parallel processing 7 PowerDRC benefits from parallel processing of: independent groups of rules (blocks) independent parts of layout (strips) Parallel tasks may be run in multi-CPU mode on: a single host multi host grids like Platform LSF or SGE/OGE NEFELUS cloud service custom cloud platform Scalability proven on 2-64 CPUs
  8. 8. QuickDiff When a small change is made to a design near tapeout (often called ECO - engineering change order), the design team may want to make sure - by means of DIFF - that that was the only change made. 8
  9. 9. PowerDRC™- Performance on 1-32x CPUs 9
  10. 10. PowerDRC™- Performance on 1-32x CPUs (cont.) 10
  11. 11. Performance of XOR operation in multi-CPU mode 11
  12. 12. Performance of QuickDiff + XOR 12
  13. 13. PowerLVS™ 13 Supports 7 effective comparison algorithms applied automatically and dynamically depending on the type of encountered blocks to ensure accuracy at the highest level of performance Silicon-proven: 250nm, 180nm, 130nm, 90nm, 65nm, 40nm Predictable performance and behavior Supports extraction of array instances to get up to 10x performance increase Provides Multi-label, Floating-label, Hier cells and Open nets reports Graphical debug is provided by PowerRDE and Short Finder utility
  14. 14. PowerLVS performance Process node: 40nmLP; Hard IP: analog, logic gates and memory cells, ~ 380 million physical gates Extraction of all devices: 11 hrs + 5 more hrs for output Comparison: 12.5 hrs Total LVS time: 28.5 hrs using 1 CPU core and 128 GB of RAM Process node: 4umHard IP: LCD1280x960: analog IPand pixel cell array, ~ 50 million physical gates Extraction of all devices: 2 min Comparison: 1 hr and 50 min Total LVS time: 1 hr and 52 min using 1 CPU and 8 GB of RAM 14
  15. 15. Unique features Advantages from using efficient FLAT engine natively Extremely efficient usage of hardware resources (RAM, cache, CPU load) Predictable performance 15
  16. 16. Run and Debug Environment (PowerRDE) 16 Allows user to: Adjust DRC and LVS run parameters Save them in a run configuration file Read a saved configuration Run PowerDRC/LVS View run progress Review results Debug violations, etc.
  17. 17. PowerDRC/LVS integration 18 PowerDRC/LVS has interoperability with: Cadence Virtuoso – CDBA and OA Synopsys Laker – Native AWR Analog Office - Native KLayout – Native Symica DE – Native and OA ADS Keysight - planned TexEDA LayTOOLs - planned
  18. 18. Supported technology nodes 20 Sign-off Available upon request UMC IHP Silanna AMS L Foundry 40nm: G & LP 65nm: LL, LP & SP 180nm: G & LL 250nm 130nm 250nm (GX, FX) S35 150nm MOSIS SCMOS 500-180nm • To check availability of other rule sets please contact POLYTEDA directly • Migration from the most of competitive rule sets is a matter of days
  19. 19. To get hand-on experience Order trial version of PowerDRC/LVS online at: • PowerDRC/LVS 2.3 – is officially available from POLYTEDA since May 11, 2017 • Try cloud version of PowerDRC/LVS as SaaS on NEFELUS Cloud - • Order the innovative PVCLOUD product from POLYTEDA CLOUD – 21
  20. 20. Licensing details • PowerDRC/LVS is licensed on per-CPU basis separately for DRC and LVS • PowerRDE GUI cockpit requires its own license (PowerRDE) • Filler layers generation feature (PowerFIL) requires its own license • XOR and QuickDiff operations (PowerLVL) require their own license • Licensing employs FlexLM license manager • Licenses are bound either to hostID (MAC-address) or disk serial number or dongle flexID • Usual license duration is 1 year • Licenses are valid for all minor version updates but not for major ones, i.e. license for 2.3 is valid for 2.3.1 but not for 2.4 • Short-term licenses may be granted for trial purposes 22
  21. 21. Support policy • POLYTEDA is ready to provide offline (email) technical support based on additional Support and Maintenance Agreement (available). • In urgent cases a hot fix version may be sent to the customer as soon as the issue is solved. 23