Your SlideShare is downloading. ×
counter using 4 master slave flip-flops
counter using 4 master slave flip-flops
counter using 4 master slave flip-flops
counter using 4 master slave flip-flops
counter using 4 master slave flip-flops
counter using 4 master slave flip-flops
counter using 4 master slave flip-flops
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×
Saving this for later? Get the SlideShare app to save on your phone or tablet. Read anywhere, anytime – even offline.
Text the download link to your phone
Standard text messaging rates apply

counter using 4 master slave flip-flops

3,976

Published on

Zunaib Ali …

Zunaib Ali
Electronics Engineering
UET Peshawar Atd campus,
03335297070

0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total Views
3,976
On Slideshare
0
From Embeds
0
Number of Embeds
0
Actions
Shares
0
Downloads
118
Comments
0
Likes
0
Embeds 0
No embeds

Report content
Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
No notes for slide

Transcript

  • 1. Class No 03 & 09Lab No. 05 To Design a counter using 4 master slave flip-flopsAim:  Design a counter using 4 master slave flip-flops for counting 0 to F.Flip-Flops:In electronics, a flip-flop or latch is a circuit that has two stable states and can be used tostore state information. The circuit can be made to change state by signals applied to one ormore control inputs and will have one or two outputs. It is the basic storage elementin sequential logic. Flip-flops and latches are a fundamental building block of digitalelectronics systems used in computers, communications, and many other types of systems.Flip-flops and latches are used as data storage elements. Such data storage can be used forstorage of state, and such a circuit is described as sequential logic. When used in a finite-statemachine, the output and next state depend not only on its current input, but also on its currentstate (and hence, previous inputs). It can also be used for counting of pulses, and forsynchronizing variably-timed input signals to some reference timing signal.Flip-flops can be either simple (transparent or opaque) or clocked (synchronous or edge-triggered); the simple ones are commonly called latches. The wordlatch is mainly used forstorage elements, while clocked devices are described as flip-flops.Simplest Fliflop is: Figure 1: Simplest SR Flip-FlopTruth Table: 1Micro-Electronics Technologies
  • 2. Class No 03 & 09The JK Flip-flopThis simple JK flip-Flop is the most widely used of all the flip-flop designs and isconsidered to be a universal flip-flop circuit. The sequential operation of the JK flip-flop isexactly the same as for the previous SR flip-flop with the same "set" and "reset" inputs. Thedifference this time is that the JK flip-flop has no invalid or forbidden input states of the SRLatch (when S and R are both 1).The JK flip-flop is basically a gated SR flip-flop with the addition of a clock input circuitrythat prevents the illegal or invalid output condition that can occur when bothinputs S and R are equal to logic level "1". Due to this additional clocked input, a JK flip-flophas four possible input combinations, "logic 1", "logic 0", "no change" and "toggle". Thesymbol for a JK flip-flop is similar to that of an SR Bistable Latch as seen in the previoustutorial except for the addition of a clock input. Figure 2: JK Flip-FlopThe main defect is toggling so this can be overcome by making JK flip-flop edge triggeredflip-flop & to do so we use MASTER-SLAVE Flip-Flop (the output toggle at clock triggingHigh-Low point of clock only)Truth Table: 2Micro-Electronics Technologies
  • 3. Class No 03 & 09The Master-Slave JK Flip-flop (Edge Trigged Flip-Flop):The Master-Slave Flip-Flop is basically two gated SR flip-flops connected together in a seriesconfiguration with the slave having an inverted clock pulse. The outputs from Q and Q fromthe "Slave" flip-flop are fed back to the inputs of the "Master" with the outputs of the"Master" flip-flop being connected to the two inputs of the "Slave" flip-flop. This feedbackconfiguration from the slaves output to the masters input gives the characteristic toggle ofthe JK flip-flop as shown below. Figure 3: Master Slave Flip-FlopThe input signals J and K are connected to the gated "master" SR flip-flop which "locks" theinput condition while the clock (Clk) input is "HIGH" at logic level "1". As the clock input ofthe "slave" flip-flop is the inverse (complement) of the "master" clock input, the "slave" SRflip-flop does not toggle. The outputs from the "master" flip-flop are only "seen" by the gated"slave" flip-flop when the clock input goes "LOW" to logic level "0". When the clock is"LOW", the outputs from the "master" flip-flop are latched and any additional changes to itsinputs are ignored. The gated "slave" flip-flop now responds to the state of its inputs passedover by the "master" section. Then on the "Low-to-High" transition of the clock pulse theinputs of the "master" flip-flop are fed through to the gated inputs of the "slave" flip-flop andon the "High-to-Low" transition the same inputs are reflected on the output of the "slave"making this type of flip-flop edge or pulse-triggered.Then, the circuit accepts input data when the clock signal is "HIGH", and passes the data tothe output on the falling-edge of the clock signal. In other words, the Master-Slave JK Flip-flop is a "Synchronous" device as it only passes data with the timing of the clock signal.Ring Counter: A ring counter is a digital circuit which consists of a series of flip flops connected together ina feedback manner. The circuit is special type of shift register where the output of the lastflip-flop is fed back to the input of first flipflop.When the circuit is reset, except one of theflip-flop output, all others are made zero. For n-flip-flop ring counter we have a MOD-ncounter. That means the counter has n different states.The block diagram for a 4 bit ring counter is shown below: 3Micro-Electronics Technologies
  • 4. Class No 03 & 09 Figure 4: Block Diagram of 4-bit Counter.Task:  Making Counter In Software:Apparatus:  DSCHV2-7 installed PC.Procedure:  First of all open the software by clicking on-to the icon .  For the specific gate select the required components by clicking the symbol library icon .  DSCHV2-7 software includes a comprehensive block library, from this library “pmos, nmos, ground, dc source (vdd), button, led (to see the output) “can be selected to draw the circuit just by click-and-drag operations.  To draw the lines between the components click on-to the icon & then join the two components by simple drag operation.  The components attributes can be changed by double clicking on-to the component there by changing the required field.  After completing the circuit diagram simulate the circuit by clicking .  Finally, click to see the timing diagram to verify the truth table.Components used:  NAND Gate  Push Buttons as logic state.  Ground  Output leds  Invertors 4Micro-Electronics Technologies
  • 5. Class No 03 & 09Circuit Diagram: Figure 5: 4-Bit Jk Flip-Flop Counter CircuitSome Outputs Shown:Fig A: 5Micro-Electronics Technologies
  • 6. Class No 03 & 09Fig B:Fig C: 6Micro-Electronics Technologies
  • 7. Class No 03 & 09Timing Diagram: Figure 6 : Timing diagramConclusion:  From timing diagram it is verified that the counter counted from 0 up to F i-e 4-bit counter.  Hence it is verified that the JK Flip-Flop can be used in combination for counting. 7Micro-Electronics Technologies

×