Upcoming SlideShare
×

INTRODUCTION TO VHDL

13,045 views

Published on

THIS LECTURE IS INTENDED FOR BEGINNERS

Published in: Technology
22 Likes
Statistics
Notes
• Full Name
Comment goes here.

Are you sure you want to Yes No
• Njce! Thanks for sharing.

Are you sure you want to  Yes  No
• Hello dear, My name is mariam nasrin, I know that this email will meet you in a good health and also surprisingly but God has his own way of bringing people together. Nice to Meet you I would appreciate if you can reply me back( mariamnasrin2@gmail.com ) So that i can explain you more about me. thank Yours mariam.

Are you sure you want to  Yes  No
• yayavaram@yahoo.com

Are you sure you want to  Yes  No
• Sir excellent work, May i have your email id & ph no.

Are you sure you want to  Yes  No
Views
Total views
13,045
On SlideShare
0
From Embeds
0
Number of Embeds
11
Actions
Shares
0
1,036
4
Likes
22
Embeds 0
No embeds

No notes for slide
• Signals are used to connect different parts of a design. They can be thought of as “wire” in conventional sense. Every signal has a type. A type is all the valid values that a signal can assume. VHDL naturally supports bit type , which allows signals of this ( bit) type to take the values ‘0’ or ‘1’. Signals of type integer can take integer values between +(2 31 – 1) to -(2 31 -1). Wire in real implementation may need to take an unknown value, ‘X’ or high impedance value, ‘Z’. Thus, IEEE 1164 standard defined std_logic with nine values listed in Table 1 . Std_logic_vector is an array or vector of std_logic type. It represents a bus and has dimension associated with it, which is known as the range of vector.
• INTRODUCTION TO VHDL

1. 1. INTRODUCTION TO VHDL & BEHAVIOURAL MODELLING(During the TWO day workshop on VHDL Technologyat Loyola Academy , Alwal ,Hyderabad On 7-02-2013) Dr. Y. NARASIMHA MURTHY Ph.D., Sri Saibaba National College (Autonomous) ANANTAPUR-515001-A.P
2. 2. HDL ? ??
3. 3. PROLOGUE• In early years the digital circuits were designed manually using the techniques such as Boolean expressions , circuit schematics , Karnaugh maps etc .Most of the people used schematic based soft wares like p spice , h spice etc.• With the increasing device densities the choice of this traditional methods has become limited. Because it is a known fact that the schematics with more than 600 gates are incomprehensible.
4. 4. Contd..• So , it is unimaginable to think how many man-years would be required to design the modern chips which contains millions of transistors .• It is a must for IC designers to go for some EDA tool.• So, the electronic design Automation (EDA) tool made the multimillion IC design simple and possible.
5. 5. Contd..• With the increasing use of computer –based design methodologies ,the IC design has migrated to EDA tools.• One such outcome of these EDA tools is the HDL (Hardware Description Language).• This HDL resembles a general programming language like “C’, but is specifically oriented to describing hardware structures and behaviors. The most common use of a HDL is to provide an alternative to schematics
6. 6. Is HDL so indispensable??? O.K. Lets discuss it .• For illustration , let us design ,a 16 x 16 multiplier with schematic capture and using the HDL.• The multiplier is a complex arrangement of adders and registers . In the present case we have two 16 –bit inputs and one 32-bit product output .So , a total of 64 I/O s. Approximately the circuit requires 6000 equivalent gates.
7. 7. Contd..• So , in the schematic implementation ,all the required gates have to be loaded, positioned on the page , interconnected and I/O buffers should be added . This will take at least 3 days of hard time .• But the HDL implementation ,which also need 6000 gates, requires 8-lines of text and can be done happily in 3 minutes . This file will have all the information required to define the 16 x 16 multiplier.
8. 8. Simple Code• Entity MULT is port (A,B: in std _ logic(15 down to 0); Y:out std_logic (31 down to 0);end MULT;architecture Behav of MULT isbegin Y <= A* B;End Behav ;
9. 9. Contd..• So, the HDL implementation has• All the 6000 gates• Only 1 text file• 3 minutes to write• Completely vendor independent .. Do you accept the importance of the using a HDL in digital circuit design ?? ( source : Xilix Website)
10. 10. Types of HDLs• There are two standard HDL s that are supported by IEEE.• One is VHDL and the other is Verilog® HDL which originated in 1983 at Gateway Design Automation Both Verilog and VHDL simulators gained the acceptance of the designers soon to simulate large digital circuits quickly.
11. 11. WHAT IS VHDL ??....Is itVERYHARDDIFFICULTLANGUAGE”??????.....
12. 12. Contd..• I think most of the students at the first instance feel like this … But , is it true ??? No !! Not at All
13. 13. VHDL is an acronym ofV : Very High Speed Integrated CircuitH : HardwareD : DescriptionL: Language
14. 14. Contd…• A Language developed to describe the complex digital circuits.• It is a C like language that supports wide range of description styles(Structural description, data flow description , behavioral description and mixed description )
15. 15. FLASH BACK
16. 16. Genesis of VHDL• During 1980s ,the rapid advances in integrated circuit technology provoked the idea of developing a standard design procedure for digital circuits .• The VHSIC Program launched in 1980 ,was an initiative of the Defense Department of US to push the state of the art in VLSI technology, and VHDL was proposed as a versatile hardware description language
17. 17. Contd…• Woods Hole Workshop Held in June 1981 in Massachusetts.• In July 1983, a team of Intermetrics , IBM and Texas Instruments were awarded a contract to develop VHDL• In August 1985, the final version of the language under government contract was released: VHDL Version 7.2
18. 18. Contd…• In December 1987, VHDL became IEEE Standard 1076-1987 and in 1988 an ANSI standard• In September 1993, VHDL was re standardized to clarify and enhance the language (IEEE Standard 1076-1993)• VHDL has been accepted as a Draft International Standard by the IEC (International Engineering Consortium)• VHDL 1993, 1997, 2000, 2002 …
19. 19. DESIGN FLOW
20. 20. VHDL -TERMS
21. 21. SPECIALITIES• VHDL allows the designer to work at various level of abstraction:• behavioural;• RTL;• boolean equations and• gates.
22. 22. Contd..Allows for various design methodologies :• top-down, bottom-up, delay of detail.• very flexible in its approach to describing hardware.• Provides technology independence• VHDL is independent of any technology or process (ASIC,FPGA…)
23. 23. VHDL PORTABILITY
24. 24. Format• VHDL is a “free format” language . No formatting conventions, such as spacing or indentation imposed by VHDL compilers. Space and carriage return treated the same way. Example: if (a=b) then or if (a=b) then or if (a = b) then are all equivalent
25. 25. Contd• Because VHDL is a standard, VHDL design descriptions are device independent, allowing the designer to easily benchmark design performance in multiple device architectures. The same code used for designing with programmable logic can be used by an ASIC vendor to produce an ASIC when production volumes warrant a conversion.
26. 26. Contd• VHDL is a well suited language for designing with programmable logic, and it is gaining in popularity. Designing with larger capacity CPLDs (complex programmable logic devices)and FPGAs (field programmable gate arrays) of 600 gates to 20K gates.• VHDL delivers portability of code between synthesis and simulation tools, device independent design, and easy ASIC migration. VHDL is an open, standard language, not a proprietary language.
27. 27. VHDL PROGRAMMING• Let us now understand the basics of writing a VHDL program for a digital circuit. For this let us consider the Fundamental sections of a basic VHDL code.
28. 28. Fundamental sections of a basic VHDL code.
29. 29. Contd.. Every piece of VHDL code is composed of at least three fundamental sections• LIBRARY declarations: Contains a list of all libraries to be used in the design.• ENTITY: Specifies the I/O pins of the circuit.• ARCHITECTURE: Contains the VHDL code which describes how the circuit should behave (function).
30. 30. Example code - VHDLFull-adder Schematic A VHDL code for the full adder Simulation results from the VHDL design
31. 31. LIBRARY• A LIBRARY is a collection of commonly used pieces of code. Placing such pieces inside a library allows them to be reused or shared by other designs.• The typical structure of a library is shown aside.
32. 32. Library Declarations• To declare a LIBRARY (that is, to make it visible to the design) two lines of code are needed, one containing the name of the library, and the other a use clause. The syntax is as follows• LIBRARY library_name ;• USE library_name.package_name.package_parts ;
33. 33. Contd.. At least three packages, from three different libraries, are usually needed in a design :• ieee.std_logic_1164(from the ieee library),• standard (from the std library) , and• work (work library)
34. 34. Library Declarations LIBRARY ieee; -- A semi-colon (;) indicates the end of a statement or a declaration• USE ieee.std_logic_1164.all ;• LIBRARY std ; - a double dash (--) indicates a• comment.• USE std . Standard . all ;• LIBRARY work ;• USE work. all;
35. 35. Contd..• The std_logic_1164 package of the ieee library specifies a multi-level logic system; std is a resource library (data types, text i/o, etc.) for the VHDL design environment; and the work library is where we save our design (the .vhd file, plus all files created by the compiler, simulator, etc.).
36. 36. STD_LOGIC type Value Meaning‘U’ Uninitialized‘X’ Forcing (Strong driven) Unknown‘0’ Forcing (Strong driven) 0‘1’ Forcing (Strong driven) 1‘Z’ High Impedance‘W’ Weak (Weakly driven) Unknown Weak (Weakly driven) 0.‘L’ Models a pull down. Weak (Weakly driven) 1.‘H’ Models a pull up.‘-’ Dont Care
37. 37. ENTITY• An ENTITY is a list with specifications of all input and output pins (PORTS) of the circuit with the following syntax.• ENTITY entity_name IS PORT ( port_ name : signal_mode signal_type ; port_ name : signal_mode signal_type ;• ... );• END entity_name ;
38. 38. Contd..• The mode of the signal can be IN, OUT, INOUT, or BUFFER .• IN and OUT are truly unidirectional pins, while INOUT is bidirectional.• BUFFER, on the other hand, is employed when the output signal must be used (read) internally.• The name of the entity can be basically any name, except VHDL reserved words
39. 39. Example EntityENTITY nand_ gate ISPORT (a, b : IN BIT;x : OUT BIT);END nand_gate;
40. 40. ARCHITECTURE• The ARCHITECTURE denotes the description of how the circuit should behave or function . The syntax is as below.• ARCHITECTURE architecture_name OF entity_name IS [declarations] BEGIN (code) END architecture_name ;
41. 41. Contd..• So, an architecture has two parts : a declarative part (optional), where signals and constants (among others) are declared, and the code part (from BEGIN down).
42. 42. Example -Architecture ARCHITECTURE my arch OF nand_ gate IS BEGIN x <= a NAND b; END my arch;• The meaning of the ARCHITECTUREt is that the circuit must perform the NAND operation between the two input signals (a, b) and assign (‘‘<=’’) the result to the output pin (x).• The name chosen for this architecture was myarch.• In this example, there is no declarative part, and the code contains just a single assignment.
43. 43. Contd..• It is a known fact that the VHDL representation is a text file describing a digital system, the digital system can be represented in different levels of abstractions such as a behavioral model or a structural model or a mixed model. These levels of abstraction help the designer to develop any complex digital system efficiently.
44. 44. Contd..• Behavioral level describes the system, the way it behaves and describes the relationship between the input and output signals. The description can be a Register Transfer Level (RTL) or Algorithmic (set of instruction) or simple Boolean equations.
45. 45. Contd..• RTL typically represents data flow within the systems like data flow between registers. RTL is mostly used for design of combinational logics.• In the algorithmic level , specific instruction set of statements define the sequence of operations in the system.
46. 46. Contd..• Algorithmic level is mostly used for design of sequential logics. The Structural level describes the digital system as gates or as component blocks interconnected to perform the desired operations. Structural level is primarily the graphical representation of the digital system and so it is closer to the actual physical representation of the system.
47. 47. Concurrent versus Sequential• VHDL code is inherently concurrent (parallel). Only statements placed inside a PROCESS, FUNCTION, or PROCEDURE are sequential.• Though within these blocks the execution is sequential, the block, as a whole, is concurrent with any other (external) statements. Concurrent code is also called data flow code.
48. 48. Concurrent code• In concurrent code the following can be used :• Operators• The WHEN statement (WHEN/ELSE or WITH/SELECT/WHEN)• The GENERATE statement• The BLOCK statement.
49. 49. Operators
50. 50. Multiplexer• LIBRARY ieee;• USE ieee.std_logic_1164.all;• ENTITY mux IS• PORT ( a, b, c, d, s0, s1: IN STD_LOGIC;• y : OUT STD_LOGIC);• END mux;• ARCHITECTURE pure_logic OF mux IS• BEGIN• y <= (a AND NOT s1 AND NOT s0) OR• (b AND NOT s1 AND s0) OR• (c AND s1 AND NOT s0) OR• (d AND s1 AND s0);• END pure_logic;
51. 51. WHEN (Simple and Selected)• LIBRARY ieee;• USE ieee.std_logic_1164.all;• ENTITY mux IS• PORT ( a, b, c, d: IN STD_LOGIC;• sel: IN STD_LOGIC_VECTOR (1 DOWNTO 0);• y: OUT STD_LOGIC);• END mux;• ARCHITECTURE mux1 OF mux IS• BEGIN• y <= a WHEN sel = "00" ELSE• b WHEN sel= "01" ELSE• c WHEN sel="10" ELSE d ;• 17 END mux1;
52. 52. Alternative• LIBRARY ieee;• USE ieee.std_logic_1164.all;• ENTITY mux IS• PORT ( a, b, c, d: IN STD_LOGIC;• sel: IN INTEGER RANGE 0 TO 3;• y: OUT STD_LOGIC);• END mux;• ARCHITECTURE mux1 OF mux IS• BEGIN• y <= a WHEN sel= 0 ELSE b• WHEN sel=1 ELSE• c WHEN sel=2 ELSE d; END mux1 ;
53. 53. Tri-state Buffer• LIBRARY ieee;• USE ieee.std_logic_1164.all;• ENTITY tri_state IS• PORT ( ena: IN STD_LOGIC;• input: IN STD_LOGIC_VECTOR (7 DOWNTO 0);• output: OUT STD_LOGIC_VECTOR (7 DOWNTO 0));• END tri_state;• ARCHITECTURE tri_state OF tri_state IS• BEGIN• output <= input WHEN (ena=0) ELSE• (OTHERS => Z);• END tri_state;
54. 54. Sequential Code• PROCESSES,FUNCTIONS, and PROCEDURES are the only sections of code that are executed sequentially.• One important aspect of sequential code is that it is not limited to sequential logic. With it we can build sequential circuits as well as combinational circuits.• Sequential code is also called behavioral code.
55. 55. Sequential Statements
56. 56. PROCESS• A PROCESS is a sequential section of VHDL code. It is characterized by the presence of IF, WAIT, CASE, or LOOP, and by a sensitivity list (except when WAIT is used).• A PROCESS must be installed in the main code, and is executed every time a signal in the sensitivity list changes (or the condition related to WAIT is fulfilled).
57. 57. Syntax• PROCESS (sensitivity list)• [VARIABLE name type [range] [:= initial_value;]]• BEGIN• (sequential code)• END PROCESS [label];
58. 58. D-type flip-flop• LIBRARY ieee;• USE ieee.std_logic_1164.all;• ENTITY dff IS• PORT (d, clk, rst: IN STD_LOGIC;• q: OUT STD_LOGIC);• END dff;• ARCHITECTURE behavior OF dff IS• BEGIN• PROCESS (clk, rst)• BEGIN• IF (rst=1) THEN• q <= 0;• ELSIF (clk‘ EVENT AND clk=1) THEN• q <= d;• END IF;• END PROCESS;• END behavior;
59. 59. DFF- ALTERNATIVE• LIBRARY ieee; BEGIN• USE PROCESS ieee.std_logic_1164.all; BEGIN• ENTITY dff IS WAIT ON rst, clk; IF (rst=1) THEN• PORT (d, clk, rst: IN q <= 0; STD_LOGIC; ELSIF (clkEVENT• q: OUT STD_LOGIC); AND clk=1) THEN• END dff; q <= d;• ARCHITECTURE dff END IF; OF dff IS END PROCESS;• END dff;
60. 60. CASE• CASE is another statement intended exclusively for sequential code.• CASE identifier IS• WHEN value => assignments ;• WHEN value => assignments ;• ...• END CASE;
61. 61. Example• CASE control IS• WHEN "00" => x<=a; y<=b;• WHEN "01" => x<=b; y<=c;• WHEN OTHERS => x<="0000"; y<="ZZZZ“ ;• END CASE;
62. 62. VHDL- CODE• LIBRARY ieee; PROCESS (clk, rst)• USE ieee.std_logic_1164.all; BEGIN CASE rst IS• STD_LOGIC WHEN 1 => q<=0;• ENTITY dff IS WHEN 0 =>• PORT (d, clk, rst: IN BIT; IF (clkEVENT AND• q: OUT BIT); clk=1) THEN• END dff; q <= d; END IF;• ARCHITECTURE dff3 OF WHEN OTHERS => dff IS NULL;• BEGIN END CASE; END PROCESS; END dff3;
63. 63. Conclusions• Design entry is more efficient at the behavioral level than at the register transfer level for a number of reasons. The behavioral model flows from the original algorithm specification; thus, model generation is a less complex and faster process than RTL model generation. In addition, changes in the algorithm are also easier to incorporate in a behavioral model.
64. 64. Contd..• The Behavioral VHDL module describes features of the language that describe the behavior of components in response to signals. Behavioral descriptions of hardware utilize software engineering practices and constructs to achieve a functional model. Timing information is not necessary in a behavioral description, although such information may be included easily.
65. 65. REFERENCES• During the preparation of this lecture I have collected the information from many books and resources. The following is the list books and resources ,which inspired me and helped me to overcome my ignorance to some extent .• 1. Circuit Design with VHDL- Volnei A. Pedroni, the finest resource which no learner can hardly miss.
66. 66. Contd…• 2.Fundamentals of Digital Logic with VHDL design –Stephen Brown. Most elaborately written book.• 3.Digital Design with VHDL –Benjamin Abramov• 4.VHDL Tutorial –Peter J.Ashenden.• 5.www.xilinx.com• 6. Principles of Modern Digital Design - Parag K. Lala.
67. 67. A Big….THANQ FOR YOUR PATIENCE