Your SlideShare is downloading. ×
9 d55204 fpga architectures & applications
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×
Saving this for later? Get the SlideShare app to save on your phone or tablet. Read anywhere, anytime – even offline.
Text the download link to your phone
Standard text messaging rates apply

9 d55204 fpga architectures & applications

1,150

Published on

Question papers for 2nd sem jntu anantapur students

Question papers for 2nd sem jntu anantapur students

0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total Views
1,150
On Slideshare
0
From Embeds
0
Number of Embeds
4
Actions
Shares
0
Downloads
26
Comments
0
Likes
0
Embeds 0
No embeds

Report content
Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
No notes for slide

Transcript

  • 1. JNTUW ORLD Code: 9D55204 M.Tech - II Semester Supplementary April/May 2012 Examinations (for students admitted in 2009- 10 & 2010-11 only) FPGA ARCHITECTURES & APPLICATIONS (Common to VLSIS, VLSISD, VLSI, VLSID & ES) Time: 3 hours Max. Marks: 60 Answer any FIVE Questions All Questions carry equal marks ***** 1. (a) State the various types of PLDS available and differentiate between PAL and PLA. (b) Implement the following Boolean function using a suitable PAL F(a,b,c,d)= m(2,4,6,8,10,11,12,14,15) 2. (a) Differentiate between CPLD and FPGA. (b) Explain FPGA design flow and compare FPGA design flow and ASIC design flow. 3. (a) Explain the routing architecture of an ACTEL FPGA and give the speed performance of ACTEL- ACT-1, 2, 3. (b) Explain the problem of initial state assignment for one-hot encoding. 4. (a) Explain the concept of meta stability and how to avoid the meta stable state in FSM. (b) Describe the extended petrinetes for parallel controllers. 5. (a) Draw a state diagram for a sequence checker, whose output will be ‘1’ whenever the sequence 1011 is detected. Develop a one-hot design for the same sequence checker. (b) Explain the data path and functional partition of FSM system level design. 6. (a) Explain how a 4-bit parallel adder can be designed using four 1-bit parallel adders using FPGA advantage tool. (b) Discuss about front end digital design tools for FPGAs ASICs. 7. (a) List out the salient features of mentor graphics EDA tool “FPGA advantages”. (b) Mention the applications of CPLD & FPGAs in digital design. 8. Write short note on (a) Features of Xilinx XC 4000 & ALTERA’s FLEX 8000/10000 FPGAs (b) Technology mapping for FPGAs. ***** www.jntuworld.com www.jntuworld.com www.jwjobs.net

×