hArtes’ main goal: support, with appropriate tools, the development of complex applications on embedded heterogeneous reconfigurable systems. Our hardware platform provides a number of heterogeneous computing sub-systems, such as DSPs, general-purpose CPUs and configurable elements (in the shape of FPGAs). Demonstrators for the applications: mainly in the audio realm support for high-quality I/O audio subsystems on the platform.
Roles of the FPGAs in the platform architecture:
one FPGA-based subsystem supports the complex I/O system for audio streams, moving audio signals from/to platform shared memory with full hardware support;
two high-end FPGAs, tightly coupled to traditional processors, make up the reconfigurable core of the processor, whose exploitation will be made possible to designers without specific FPGA know-how by the hArtes software tools.
The hardware application platform of the hArtes project
Demonstrator applications are currently focused on two fields:
audio applications for advanced Car Information Systems (CIS)
immersive audio (e.g., Teleconferencing).
These fields require different levels of complexity: computational load ranging from 2 to more than 10 Gflops; I/O requirements ranging from few low-quality audio channels up to 64/32 high-quality, digital audio channels (24 bits per sample at 48/96 KHz sampling rate).
Key features required by the applications :
(1) integrate several elements of an heterogeneous computer architecture and provide sufficient interconnection between them to support tightly-coupled computational tasks;
(2) support a modular system structure, starting from a simple and cheap entry-level configuration and extending to more performing systems (up to a computational power of some tens of Gflops);
(3) an architecture in which new processing elements (that is, additional heterogeneous components) can be incorporated in a compatible way at a later stage of the design process;
(4) provide adequate I/O channels, both general purpose (e.g., USB, Ethernet) and with specific standards applicable for audio signal processing (e.g., ADAT lightpipe).
Main Board architecture hArtes hardware platform overview
(320) Floorplan of the XC4VFX100 device (320, not used ) (128) Fixed function IPs area Re-programmable area Internal organization of the BCE FPGA
Actual internal organization Re-programmable area Fixed function IPs area
(Preliminary) MOLEN architecture support in the BCE For a description of the MOLEN architecture, please visit the TU-Delft CE website: http://ce.et.tudelft.nl/MOLEN
The plaftorm @ work: the audio demo developed for the 2nd hArtes review
The plaftorm @ work: the audio demo developed for the 2nd hArtes review MOTU ADAT interface PC optical fibres
The plaftorm @ work: the audio demo developed for the 2nd hArtes review audio streaming support (64 audio channels in + 64 out)
The plaftorm @ work: the audio demo developed for the 2nd hArtes review audio streaming support (64 audio channels in + 64 out) Audio streaming (input push, output pull) Audio buffering Interrupts for all 64+64 channels Fully performed at hard(firm)-ware level Soft-configurable
We developed an hardware platform to suit the requirements of the toolchain and demonstrator applications for the hArtes project.
The hardware platform is currently ready for the integration with the toolchain and with the MOLEN architecture.
In the future we plan to develop an improved version of the platform, using feedbacks provided by the experience of the first application tests; performance improvements are also foreseen, as we plan to deploy four BCEs on a new system (depending of applications requirements). Acknowledgments
This work is sponsored by the hArtes project (IST-035143), supported by the Sixth Framework Programme of the European Community under the thematic area ”Embedded Systems”.