Blanket Team [email_address] Blanket Reconfigurable architecture and  (IP) runtime reconfiguration support  in D ynamic  R...
Outline <ul><li>Rationale </li></ul><ul><li>Objectives </li></ul><ul><li>Project Description </li></ul><ul><li>Subprojects...
Rationale <ul><li>Flexibility : many emerging products in communication, computing and consumer electronics demand that th...
Objectives <ul><li>Exploit dynamic reconfigurability for different target reconfigurable architectures  </li></ul><ul><li>...
Project  Description <ul><li>Blanket is a project related to the definition of novel reconfigurable architectures </li></u...
YaRA <ul><li>YaRA :  Y et  a nother  R econfigurable  A rchitecture </li></ul><ul><li>The basic reconfigurable architectur...
HARPE <ul><li>HARPE : a  HAR vard-based  P rocessing  E lement tailored for partial dynamic reconfigurable  architectures ...
ReCPU <ul><li>ReCPU : a new parallel and pipelined architecture for regular expression matching </li></ul><ul><li>Regular ...
SCAR <ul><li>SCAR :  S oft  C ore  A daptable  a R chitecture </li></ul><ul><ul><li>NaHA : Nios adaptable Harvard-based Ar...
IPs <ul><li>DRC :  D RESD/ D ynamic  R econfiguration  C ontroller </li></ul><ul><ul><li>Adaptable self-reconfiguration co...
Blanket in DRESD <ul><li>Blanket and Caronte </li></ul><ul><ul><li>marBram : a framework for the creation of memory config...
General Information <ul><li>Webpage </li></ul><ul><ul><li>www.dresd.org /blanket </li></ul></ul><ul><li>Mailing List </li>...
Upcoming SlideShare
Loading in …5
×

Blanket project presentation

643 views

Published on

Published in: Education, Technology
0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total views
643
On SlideShare
0
From Embeds
0
Number of Embeds
9
Actions
Shares
0
Downloads
6
Comments
0
Likes
0
Embeds 0
No embeds

No notes for slide

Blanket project presentation

  1. 1. Blanket Team [email_address] Blanket Reconfigurable architecture and (IP) runtime reconfiguration support in D ynamic R econfigurability in E mbedded S ystem D esign
  2. 2. Outline <ul><li>Rationale </li></ul><ul><li>Objectives </li></ul><ul><li>Project Description </li></ul><ul><li>Subprojects: </li></ul><ul><ul><li>YaRA, HARPE, ReCPU, SCAR, IPs </li></ul></ul><ul><li>Blanket in DRESD </li></ul><ul><li>General information </li></ul>
  3. 3. Rationale <ul><li>Flexibility : many emerging products in communication, computing and consumer electronics demand that their functionality remains flexible also after the system has been manufactured. </li></ul><ul><ul><li>Support of new standards, e.g. in media processing </li></ul></ul><ul><ul><li>Addition of new features </li></ul></ul><ul><li>Cost reduction and reusability : While a ready-made FPGA can be bought for $500, an application-specific IC, or ASIC, can cost anywhere from $4 million to $50 million. “If you make a mistake on an FPGA, hey, you just reprogram it. “ Dean Collins, deputy director of DARPA's Microsystems Technology Office and program manager for the Trust in IC initiative. </li></ul><ul><li>Performance and runtime customization : reconfigurable computing is intended to fill the gap between hardware and software, achieving potentially much higher performance than software, while maintaining a higher level of flexibility than hardware. Therefore it is possible to apply reconfigurable solutions to systems such as: </li></ul><ul><ul><li>biomedical implants i.e., an artificial art control </li></ul></ul><ul><ul><li>telecommunications i.e., adaptive intelligent routers </li></ul></ul><ul><ul><li>Moreover: intelligent nanorobot control, artificial audio and vision, intelligent transducers at bio-electronic interfaces,… </li></ul></ul>
  4. 4. Objectives <ul><li>Exploit dynamic reconfigurability for different target reconfigurable architectures </li></ul><ul><li>Design innovative applicative solutions, with the corresponding architecture, towards real world needs </li></ul><ul><ul><li>Explore novel architectural paradigms e.g, DNA computing, bio-inspired system </li></ul></ul><ul><li>Increase the reconfiguration performance via novel techniques, i.e. runtime reconfigurable cores relocation </li></ul>
  5. 5. Project Description <ul><li>Blanket is a project related to the definition of novel reconfigurable architectures </li></ul><ul><li>Blanket can be seen as organized in mainly three different parts: </li></ul><ul><ul><li>Generic reconfigurable architecture </li></ul></ul><ul><ul><ul><li>YaRA (SoC, MultiFPGA) </li></ul></ul></ul><ul><ul><ul><li>HARPE (Multicore) </li></ul></ul></ul><ul><ul><li>Application specific reconfigurable architecture </li></ul></ul><ul><ul><ul><li>ReCPU (Regular Expression CPU) </li></ul></ul></ul><ul><ul><ul><li>SCAR (a sort of reconfigurable ASIP) </li></ul></ul></ul><ul><ul><li>IP design to enhance the reconfiguration capabilities or to effectively use the reconfiguration at runtime </li></ul></ul><ul><ul><ul><li>DRC , BiRF , C* ,... </li></ul></ul></ul>
  6. 6. YaRA <ul><li>YaRA : Y et a nother R econfigurable A rchitecture </li></ul><ul><li>The basic reconfigurable architecture defined </li></ul><ul><ul><li>a Static area : a basic Harvard architecture </li></ul></ul><ul><ul><li>a Reconfigurable area : a device area composed of several reconfigurable regions </li></ul></ul>YaRA v1: 1D, Whishbone BUS-based YaRA v2: 2D,CoreConnect-based
  7. 7. HARPE <ul><li>HARPE : a HAR vard-based P rocessing E lement tailored for partial dynamic reconfigurable architectures </li></ul><ul><ul><li>marBram : a framework for the creation of memory configuration bitstreams </li></ul></ul><ul><li>Propose a stand-alone processing element (PE) </li></ul><ul><ul><li>Harvard Architecture </li></ul></ul><ul><ul><ul><li>Soft-Processor </li></ul></ul></ul><ul><ul><li>Suits reconfigurable architectures </li></ul></ul><ul><ul><li>Easily Configurable </li></ul></ul><ul><ul><ul><li>User-Logic </li></ul></ul></ul><ul><ul><ul><li>Software (not supported by Xilinx tools) </li></ul></ul></ul>Bitstream File
  8. 8. ReCPU <ul><li>ReCPU : a new parallel and pipelined architecture for regular expression matching </li></ul><ul><li>Regular Expressions ( RE ) as a programming language </li></ul><ul><ul><li>A RE is a sequence of instructions to be executed by the ReCPU processor </li></ul></ul>
  9. 9. SCAR <ul><li>SCAR : S oft C ore A daptable a R chitecture </li></ul><ul><ul><li>NaHA : Nios adaptable Harvard-based Architecture </li></ul></ul><ul><ul><li>What’s next: Leon, MicroBlaze... </li></ul></ul><ul><li>Propose an adaptable Harvard-based architecture able to meet at the best the specific needs of an application that has to be executed on a reconfigurable device </li></ul>
  10. 10. IPs <ul><li>DRC : D RESD/ D ynamic R econfiguration C ontroller </li></ul><ul><ul><li>Adaptable self-reconfiguration controllers </li></ul></ul><ul><li>BiRF : Bi tstream R elocation F ilter </li></ul><ul><ul><li>IP-Core used to implement runtime bitstream relocation </li></ul></ul><ul><ul><li>Relocation solution suitable for different target architecture (BiRF, BiRF 2 , …) </li></ul></ul><ul><li>C* : all the runtime reconfiguration support in a unique pipelined reconfiguration controller </li></ul>
  11. 11. Blanket in DRESD <ul><li>Blanket and Caronte </li></ul><ul><ul><li>marBram : a framework for the creation of memory configuration bitstreams </li></ul></ul><ul><ul><li>LimboWARE : postpone the decision of whether executing a task in HW or in SW moving it at run-time </li></ul></ul><ul><ul><li>VIRGIL : codesing framework </li></ul></ul><ul><ul><li>DRCGen : automatic tool to define the best DRC according to the working scenario </li></ul></ul><ul><li>Blanket and CITiES </li></ul><ul><ul><li>PEReIRA : active reconfigurable functional unit </li></ul></ul><ul><ul><li>YaRA (v3): a NoC based reconfigurable architecture </li></ul></ul><ul><li>Blanket and HERA </li></ul><ul><ul><li>YaRA (v2+): a 2D tile based reconfigurable architecture to implement online evolution </li></ul></ul><ul><li>Blanket and OSyRIS </li></ul><ul><ul><li>OS and architecture </li></ul></ul><ul><li>Blanket and Polaris </li></ul><ul><ul><li>C* and BiRF : IPs for runtime relocation </li></ul></ul>
  12. 12. General Information <ul><li>Webpage </li></ul><ul><ul><li>www.dresd.org /blanket </li></ul></ul><ul><li>Mailing List </li></ul><ul><ul><li>[email_address] </li></ul></ul><ul><li>Contact </li></ul><ul><ul><li>To have more information regarding Polaris: </li></ul></ul><ul><ul><ul><li>[email_address] </li></ul></ul></ul><ul><ul><li>For a complete list of information on how to contact us: </li></ul></ul><ul><ul><ul><li>www.dresd.org/contact_blanket </li></ul></ul></ul>

×