Basic Concepts

644 views
599 views

Published on

Published in: Technology, Health & Medicine
0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total views
644
On SlideShare
0
From Embeds
0
Number of Embeds
1
Actions
Shares
0
Downloads
14
Comments
0
Likes
0
Embeds 0
No embeds

No notes for slide

Basic Concepts

  1. 1. Reconfiguration: basic concepts Marco D. Santambrogio: marco.santambrogio@polimi.it 3DDRESD 3rd Edition, Goglio 2008
  2. 2. Outline <ul><li>Reconfiguration, does stranger </li></ul><ul><li>Reconfigurable computing </li></ul><ul><ul><li>Definitions </li></ul></ul><ul><ul><li>5W </li></ul></ul><ul><ul><li>Reconfiguration in everyday life </li></ul></ul><ul><ul><li>Reconfigurable Architectures Characterization </li></ul></ul><ul><ul><li>brain to bit </li></ul></ul>
  3. 3. What’s next <ul><li>Reconfiguration, does stranger </li></ul><ul><li>Reconfigurable computing </li></ul><ul><ul><li>Definitions </li></ul></ul><ul><ul><li>5W </li></ul></ul><ul><ul><li>Reconfiguration in everyday life </li></ul></ul><ul><ul><li>Reconfigurable Architectures Characterization </li></ul></ul><ul><ul><li>brain to bit </li></ul></ul>
  4. 4. Reconfiguration, does stranger Recovery from a damage Structural modification Behavioral evolution
  5. 5. What’s next <ul><li>Reconfiguration, does stranger </li></ul><ul><li>Reconfigurable computing </li></ul><ul><ul><li>Definitions </li></ul></ul><ul><ul><li>5W </li></ul></ul><ul><ul><li>Reconfiguration in everyday life </li></ul></ul><ul><ul><li>Reconfigurable Architectures Characterization </li></ul></ul><ul><ul><li>brain to bit </li></ul></ul>
  6. 6. Reconfigurable Computing <ul><li>“ Reconfigurable computing is intended to fill the gap between hardware and software, achieving potentially much higher performance than software, while maintaining a higher level of flexibility than hardware” </li></ul><ul><li>(K. Compton and S. Hauck, Reconfigurable Computing: a Survey of Systems and Software , 2002) </li></ul>
  7. 7. Some Definitions <ul><li>Object Code : the executable active physical (either HW or SW) implementation of a given functionality </li></ul><ul><li>Reconfigurable Computing : the ability of altering a concrete architecture (microarchitecture), once it has been deployed, to meet at the best the execution mode of object code </li></ul><ul><ul><li>Reconfiguration Controller : the element that is responsible for the physical implementation of a reconfiguration process i.e., in Xilinx FPGA the ICAP controller </li></ul></ul><ul><ul><li>Reconfiguration Manager : the element that is responsible for the management of a reconfiguration process i.e., in ATMEL the AVR microcontroller, in Xilinx the PPC405 </li></ul></ul><ul><li>Relocation : the ability of moving an object code from a location to a new one </li></ul>
  8. 8. 5 W <ul><li>who controls the reconfiguration </li></ul><ul><li>where the reconfiguration cotroller is located </li></ul><ul><li>when the configurations are generated </li></ul><ul><li>which is the granularity of the reconfiguration </li></ul><ul><li>in what dimension the reconfiguration operates </li></ul>
  9. 9. Reconfiguration in everyday life <ul><li>Soccer </li></ul>Hockey Football (Complete – Static) (Partial – Dynamic) (Partial – Static)
  10. 10. Reconfigurable Architectures Characterization <ul><li>SoC (System on Chip) </li></ul><ul><ul><li>Embedded Vs External </li></ul></ul><ul><ul><li>Complete Vs Partial </li></ul></ul><ul><ul><li>Dynamic VS Static </li></ul></ul><ul><li>SoMC (System on Multipe-Chip) </li></ul><ul><ul><li>Embedded Vs External </li></ul></ul><ul><ul><li>Complete Vs Partial </li></ul></ul><ul><ul><li>Dynamic VS Static </li></ul></ul>s t a t i c Partial Complete Embedded Complete/Partial Who
  11. 11. brain to bit
  12. 12. More Definitions <ul><li>Core : a specific representation of a functionality. It is possible, for example, to have a core described in VHDL, in C or in an intermediate representation (e.g. a DFG) </li></ul><ul><li>IP-Core : a core described using a HD Language combined with its communication infrastructure (i.e. the bus interface) </li></ul><ul><li>Reconfigurable Functional Unit : an IP-Core that can be plugged and/or unplugged at runtime in an already working architecture </li></ul><ul><li>Reconfigurable Region : a portion of the device area used to implement a reconfigurable core </li></ul>
  13. 13. Our scenario
  14. 14. Questions

×