Fpga optimus main_print


Published on

Published in: Education, Technology
  • Be the first to comment

  • Be the first to like this

No Downloads
Total views
On SlideShare
From Embeds
Number of Embeds
Embeds 0
No embeds

No notes for slide

Fpga optimus main_print

  1. 1. FPGA Architecture Submitted by:- Rohit Dhongde (B-41) Sushant Burde (B-48) Swapnil Dondal (B-49) Vaibhav Deshmukh (B-52) Presented to Prof. P. P. Rane
  2. 2. FPGA – Introduction • Based on the principle of functional completeness • FPGA: Functionally complete elements (Logic Blocks) placed in an interconnect framework • Interconnection framework comprises of wire segments and switches; Provide a means to interconnect logic blocks • Circuits are partitioned to logic block size, mapped and routed
  3. 3. FPGA – Abstract • Two dimensional array of customizable logic block placed in an interconnect array • Like PLDs programmable at users site • Like MPGAs, implements thousands of gates of logic in a single device • • FPGAs offer the benefit of both MPGAs and PLDs!
  4. 4. Classification OF FPGAS Island Cellular SRAM Programmed Antifuse Programmed channeled EPROM Programmed Array FPGA
  5. 5. Structure Of FPGA
  6. 6. Why FPGA? • Quest for high capacity; Two choices available • MPGA (Masked Programmable Logic Devices) • Customized during fabrication • Low volume expensive • Prolonged time-to-market and high financial risk • FPGA (Field Programmable Logic Devices) • Customized by end user • Implements multi-level logic function • Fast time to market and low risk
  7. 7. • FPGA chips handle dense logic and memory elements offering very high logic capacity • Uncommitted logic blocks are replicated in an FPGA with interconnects and I/O blocks
  8. 8. A Fictitious FPGA Architecture (WithMultiplexerAsFunctionallyCompleteCell) • Basic building block
  9. 9. Interconnection Framework • Granularity and interconnection structure has caused a split in the industry  FPGA – Fine grained – Variable length interconnect segments – Timing in general is not predictable; Timing extracted after placement and route
  10. 10. Technology of Programmable Elements • Vary from vendor to vendor. All share the common property: configurable in one of the two positions – ‘ON’ or ‘OFF’ • Can be classified into three categories: • SRAM based • Fuse based • EPROM/EEPROM/flash based • Desired properties: • Minimum area consumption • Low on resistance; high off resistance • Low parasitic capacitance to the attached wire • Reliability in volume production
  11. 11. Anti-fuse Programming Technology • Though implementation differ, all anti-fuse programming elements share common property • Uses materials which normally resides in high impedance state • But can be fused irreversibly into low impedance state by applying high voltage
  12. 12. Anti-fuse Programming Technology • Very low ON resistance (faster implementation of circuits) • Limited size of anti-fuse elements; interconnects occupy relatively lesser area • Offset : larger transistors needed for programming • One time programmable • Cannot be re-programmed • (design changes are not possible) • Retain configuration after power off
  13. 13. Commercially Available Devices • Architecture differs from vendor to vendor • Characterized by • Structure and content of logic block • Structure and content of routing resources • To examine, look at some of available devices • FPGA: Xilinx (XC4000) • CPLD: Altera (MAX 5K)
  14. 14. Xilinx FPGAs • Symmetric Array based; Array consists of CLBs with LUTs and D-Flipflops • N-input LUTs can implement any n-input boolean function • Array embedded within the periphery of IO blocks • Array elements interleaved with routing resources (wire segments, switch matrix and single connection points) • Employs SRAM technology Generic Xilinx Architecture
  15. 15. Altera’s FPGA Layout
  16. 16. Conclusion  FPGA is a customize IC.It can implement most digital logic. BUT CPU perform an operation by instructions.FPGA is more powerful  Xilinx even have some FPGAs with up to two embedded IBM PowerPC 405 processors on a small "corner" of the FPGA and up to 20 channels 10 Gbps serial ports. PowerPC processors are as the name indicates very powerful, Apple uses PowerPCs in their computers.  FPGA Is Reconfigurable And Strongly Flexible.  It can operate at very high clock speeds has ability to carry out very very big and complex process  The advantage of fpga is parrallel processing . So it is widely used in high-speed and real-time processing field .