Assic 9th Lecture

Ad

Ad

Ad

Ad

Ad

Ad

Ad

Ad

Ad

Ad

Ad

Ad

1
Verilog HDLVerilog HDL
ASIC DESIGN USING
FPGA
BEIT VII
KICSIT
Sept 17 2012 Lecture 9

2
Timing Control
Sept 17 2012
• If there is no timing control, simulation time
does not advance.
• Simulated time can only...

3
Timing Control
Sept 17 2012
• The Verilog language provides three types of
Timing Control.
• Delay based timing control
...

4
Delay based Timing Control
Sept 17 2012
• Regular Delay Control (#)
• A non-zero delay with # is specified to the left
o...

5
Delay based Timing Control
Sept 17 2012
• For example:
#10 A = A + 1 ;
specifies to delay 10 time units before
executing...

6
Delay based Timing Control
Sept 17 2012 Lecture 9
• Regular Delay Control

7
Delay based Timing Control
Sept 17 2012
• Intra-assignment Delay Control
• A non-zero delay with # is specified to the
r...

8
Delay based Timing Control
Sept 17 2012
• Zero Delay Control
• Procedural statements in different always-initial
blocks ...

9
Delay based Timing Control
Sept 17 2012
• Zero Delay Control
• Zero Delay Control is used to eliminate race
conditions.
...

10
Event based Timing Control
Sept 17 2012
• An event is the change in the value on a register
or a net.
• can be utilized...

11
Event based Timing Control
Sept 17 2012
• Events based timing control- (@)
Lecture 9

12
Event based Timing Control
Sept 17 2012
• Example half adder implementation
Lecture 9

13
Event based Timing Control
Sept 17 2012
• Example Behavioral edge-triggered DFF
Lecture 9

14
Level based Timing Control
Sept 17 2012
• Level sensitive timing control wait (expr)
Lecture 9

15
Conditional Statements
Sept 17 2012
• if and else
if (expr1)
true_stmt1 ;
else if (expr2)
true_stmt2 ;
else
def_stmt;
L...

16
Multi-way Branching
Sept 17 2012
• Procedural Statement (case)
The keywords case, endcase and default are
used in the c...

17
Multi-way Branching
Sept 17 2012
• Example case
4-to-1 mux:
Lecture 9

18
Multi-way Branching
Sept 17 2012
• There are two variations of the case
statement.
•casez treats all z values in the ca...

19
Multi-way Branching
Sept 17 2012
• casez Example:
Lecture 9

20
Multi-way Branching
Sept 17 2012
• casex Example:
Lecture 9

Share Slideshare

LinkedIn
Facebook
Twitter

Embed

Size (px)

Show related Slideshows at end

WordPress Shortcode

Link

Share
Email

Delays in verilog by JITU MISTRY 83862 views

View on Slideshare

1 of 20 Ad

View on Slideshare

1 of 20 Ad