2Sem-MTech-Low Power VLSI Design Homework - Unit1

4,599 views
4,322 views

Published on

Published in: Education
0 Comments
2 Likes
Statistics
Notes
  • Be the first to comment

No Downloads
Views
Total views
4,599
On SlideShare
0
From Embeds
0
Number of Embeds
0
Actions
Shares
0
Downloads
0
Comments
0
Likes
2
Embeds 0
No embeds

No notes for slide

2Sem-MTech-Low Power VLSI Design Homework - Unit1

  1. 1. 13       EVEN     SEMESTER                    LOW  POWER  VLSI  DESIGN-­‐2-­‐MTech-­‐    Homework  –  UNIT1            Shivananda  Koteshwar    Professor,  E&C  Department,  PESIT  SC          1) Introduction     5) Low  Power  Design  Circuit  Level  2) Device  and  Technology  Impact  on  Low   6) Low  Power  Architecture  and  Systems   Power  3) Power  Estimation,  Simulation  Power   7) Low  Power  Clock  Distribution   Analysis  4) Probabilistic  Power  Analysis   8) Algorithm  and  Architectural  Level   Methodologies  Reference  Books:   1. Kaushik  Roy,  Sharat  Prasad,  “  Low-­‐Power  CMOS  VLSI  Circuit  Design”  Wiley,  2000   2. Gary  K.  Yeap,  “  Practical  Low  Power  Digital  VLSI  Design”,  KAP,  2002   3. Rabaey,  Pedram,  “  Low  Power  Design  Methodologies”  Kluwer  Academic,  1997    UNIT  1:    Introduction:  Need  for  low  power  VLSI  chips,  Sources  of  power  dissipation  on  Digital  Integrated  circuits,  Emerging  Low  power  approaches,  Physics  of  power  dissipation  in  CMOS  devices.      P e o p l e s   E d u c a t i o n   S o c i e t y   S o u t h   C a m p u s   ( w w w . p e s . e d u )  
  2. 2. Low  Power  VLSI  Design  (2nd  Semester)                                                                                  UNIT  1  HW  v1.0     Paper Submission Team1 Need for Low Power VLSI Chips Subramanya / Ravindra2 Failure Mechanism with Temperature Shivukumar / Amaranath increase3 Ultra Low Power Device and Applications Sagar / Akshay4 VI Characteristics of Inverter and Passgate Santosh / Ajit5 Low/High Vt Cells and MTCMOS Cells Nitin / Zowresh6 Cooling strategies in a chip Swatishree / Chaitra7 Packaging techniques and +/- of each Geetanjali / Harshitaa8 Sources of Power Dissipation Rajshekhar / Vinayak9 Scaling and different parameters Sandeep / MuralidharQuestions to be answered by all (All are 6marksquestions unless specified otherwise)1. What are the sources of power dissipation in digital ICs ?2. With usual notation derive the equation for short circuit power dissipation in a CMOS inverter (10m)3. Discuss the techniques to reduce power dissipation (10m)4. Write an explanatory notes on physics of power dissipation in MOSFET devices?5. Explain the need for Low Power VLSI Design6. Discuss about the dynamic dissipation in CMOS7. A 32 bit off chip bus operating at 5V and 66MHz clock rate is driving a capacitance of 25pF/bit. Each bit is estimated to have a toggling probability of 0.25 at each clock cycle. What is the power dissipation in operating the bus8. Explain the basic principle of Low Power Design9. Derive the most important equation for power dissipation in digital VLSI circuits taking into account the charging and discharging of capacitance in CMOS circuits10. Explain the effects of input signal slope and output loading capacitance on short circuit current   Shivoo  Koteshwar’s  Notes                                          2                                                                                          shivoo@pes.edu        

×