UART Implementation on FPGA using VHDL .
- 1,206 views
UART is a serial communication interface. In this project a serial communication is established between the transmitter and receiver. Data is transferred to the receiver serially with the help of rs-232. J-TAG wire is connected to the CPU and the FPGA kit to transmit control signal (instruction) to the FPGA. Whereas the data is transmitted by the RS-232.We programmed the transmitter, receiver, baud generator and interface the LCD in the XILINX ISE 9.2i . The transmitted data will be shown on the LCD. Also, the led will glow according to the ASCII value of the transmitted data.
The transmitter serialize the parallel data and add stop bit, start bit & parity bit to the data and the data is transmitted to the receiver. The receiver receives the data serially and then convert the received data into parallel. The Data is transmitted through flash magic Software, which is received and then displayed on the LCD of FPGA kit. Hence, the serial data is transmitted and received . Serial Communication Interface is Implemented on FPGA using VHDL.
- Total Views
- Views on SlideShare
- Embed Views