Sos besu forum_v4

274 views
219 views

Published on

Published in: Technology, Design
0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total views
274
On SlideShare
0
From Embeds
0
Number of Embeds
1
Actions
Shares
0
Downloads
3
Comments
0
Likes
0
Embeds 0
No embeds

No notes for slide
  • Point 1: The Need for quality IP.The chart depicts the rise in the percentage of SoC development costs that are focused on the procurement and integration of semiconductor IP. Note that IP in this context includes third party as well as internally developed IP. Since a rising amount of SoC cost is associated with IP, it becomes important to be more efficient at the task of choosing and integrating IP. A critical aspect of this is to understand the quality and integration risks of IP *before* it is implemented in the chip. If you start with good quality raw materials, the project will go smoother. This is true for any project, not just an SoC.On the other hand, if you discover you have chosen poor raw materials during implementation, the project will be in big trouble.
  • Sos besu forum_v4

    1. 1. Open Forum withSystem On SiliconBengal Engineering & Science University 26th Sep 2012
    2. 2. Introduction System On Silicon, USA, a young start-up, is focusing in multiple domains Hardware Acceleration for Data/Computation Intensive Applications Mobile Applications VLSI Design Services & Consulting EDA Solutions for next-generation designs SOS is actively working with leading universities and high tech companies in USA and India SOS consists of renowned stalwarts and entrepreneurs from industry and academia2 CONFIDENTIAL 9/25/2012
    3. 3. Focus Areas Services Hardware Acceleration Mobile Apps EDACONFIDENTIAL 3 9/25/2012
    4. 4. Design Services System On Silicon, USA
    5. 5. Electronics Industry Key Applications: 2011 CONFIDENTIAL 5 9/25/2012
    6. 6. IC Market by Product Category - 2011 CONFIDENTIAL 6 9/25/2012
    7. 7. IP Drives SoC Development Cost “There is the need toimprove the productivityof the design engineersfor IP development and qualification. It is alsoimportant to increase thelevel of reuse of the IP.” Source: I.B.S. Inc. 7 CONFIDENTIAL 9/25/2012
    8. 8. Focus AreasDesign and Verification System Verilog migration of existing VHDL/Verilog designs (and SV training) Writing SV Assertions for complex verification SV testbench validation UVM Migration Formal verification and ABV Design for Testability DRV/LVSWorld-wide IP development/signoff house, focus on low power Tie with TSMC, Asian markets Become member of GSA Install relevant EDA/IP tools in-house to enable8 CONFIDENTIAL 9/25/2012
    9. 9. Focus AreasCenter of Excellence Analog/RF designs Low power designs 3D (TSV) designsSoftware services Performance boosting through Multi-core/Multi-threaded solutions Projects to create dashboard based project execution Software/release validation for EDA companies9 CONFIDENTIAL 9/25/2012
    10. 10. Mobile Applications System On Silicon, USA
    11. 11. Wireless Software Solutions Mobile Applications for Wireless Internet device • Mobile App – Integral part of Smart phones, tablets • With 900,000 Android devices activated and 46 Million I- phone apps downloaded each day.
    12. 12. Wireless Software Solutions Key Technologies Java, Android, Web-Service, DBMS, Markup languages (XML), Machine Learning, NLP Project Areas Statistical Analysis of Wireless Signals Applications for Urban Traffic Control Applications for Online Educational and Training SOS Clients Leading Wireless Service Providers Universities, Software Companies12 CONFIDENTIAL 9/25/2012
    13. 13. Hardware Acceleration System On Silicon, USA
    14. 14. Current Projects High Frequency Trading (HFT) Platform solutions for high-throughput and low-latency applications for financial applications Low power system design using FPGA/CPU Architecture optimization for performance Biological Design Automation Complex biological applications Speeding up Bio-lnformatic processes Machine Learning, NLP, Massive Parallelism14 CONFIDENTIAL 9/25/2012
    15. 15. EDA Solutions for Next Generation Designs System On Silicon, USA
    16. 16. EDA Research Front End Advanced HDL IDE HDL Analysis Back End Design Closure Timing/Power Optimization Emerging Technologies CAD Solutions for 3D IC’s Analog Layout Automation High Performance EDA Multi-Core, Multi-Thread16 CONFIDENTIAL 9/25/2012
    17. 17. Collaboration with BESU (CST, IT, ETC, EE) System On Silicon, USA
    18. 18. Proposed Plan Students from 3rd and 4th years may start working on SOS projects as interns Students may choose topics based on their interests and our current requirements Professors in various departments can guide students on these projects These SOS projects may eventually become their 3rd and 4th year projects SOS PL’s will work closely with students18 CONFIDENTIAL 9/25/2012
    19. 19. Win-Win Situation For Students Opportunity to work on cutting edge projects Exposure to high-tech R&D activities Enrichment of CV’s For BESU Incubator for R&D initiatives Unique University-Industry collaboration For SOS Helping my beloved Alma Mater Paying it forward19 CONFIDENTIAL 9/25/2012
    20. 20. Summary SOS – A start up where Research meets Development and results into Business SOS is collaborating with leading research teams in India & USA Setting up a unique University/Industry collaboration model in India Global R&D environment encourages and nurtures out-of-the box thinking Thank you !20 CONFIDENTIAL 9/25/2012

    ×