• Share
  • Email
  • Embed
  • Like
  • Save
  • Private Content
Day1 Lab1
 

Day1 Lab1

on

  • 986 views

ModelSim

ModelSim

Statistics

Views

Total Views
986
Views on SlideShare
984
Embed Views
2

Actions

Likes
0
Downloads
23
Comments
0

1 Embed 2

http://www.slideshare.net 2

Accessibility

Categories

Upload Details

Uploaded via as Adobe PDF

Usage Rights

© All Rights Reserved

Report content

Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
  • Full Name Full Name Comment goes here.
    Are you sure you want to
    Your message goes here
    Processing…
Post Comment
Edit your comment

    Day1 Lab1 Day1 Lab1 Presentation Transcript

    • Lab1: Modelsim Setup and Hello World 1. Make Sure your “Modelsim-Altera” ready 2. Go through a tutorial example for RTL simulati on with ModelSim 1. quartus_install.pdf, www.altera.com 2. oem_tutor.pdf, ModelSim Tutorial
    • Lab1: Basic Simulation Flow ModelSim: a verification and simulation t ool for ● VHDL, ● Verilog, ● SystemVerilog, ● SystemC, and mixed-language designs.
    • ModelSim RTL simulation 1. Create libraries. 2. Map to libraries. 3. Compile source code and testbenches. 4. Load the design. 5. Add design stimulus. 6. View the simulation results. 7. Advance the simulator You already had practiced it at Lab1.
    • Start ModelSim Verilog: Copy counter.v and tcounter.v file ● s from /<install_dir>/examples/tutorials/verilog/basi cSimulation to the new directory. Start ModelSim ● Click from your Desktop
    • Change Folder Select File > Change Direc ● tory and change to the directory you created. C:Altera61 C:AlterapjtLab1
    • Create the working library. Select File > New > Library. OK dir work, file 『 _info 』 Library Window modelsim.ini
    • Create the working library. Transcript window
    • Compile the design 1. Select Compile > Compile 2. Select both counter. v tcounter.v modules 3. Compile, Done
    • View the compiled design units Library window ● click the ’+’ icon ● next to the work lib rary
    • Load Design Select Simulate -> Start Simulation ● OK ● ModelSim> vsim -t ns work.test_counter ●
    • Structure window (labeled sim) that displays the hierarchical structure of the design in simulation
    • Process and Object Window
    • Run the Simulation Select View > Wave ● or > view wave Resize or Move 『 Window 』 by mouse ● right-click test_counter to open a popup co ● ntext menu. Select Add > To Wave
    • Run the Simulation Click Run Icon ● Run up to 100 ns ● VSIM> run 500 ● Run -All ● Simulate ->Break ●
    • Waveform Display, Zoom-In Out
    • Breakpoints and Step Open source file
    • Breakpoint set, hit Goto line 36 Double click Right click Restart the simulation Click Reset Click Run -all Check Transcript and source Window examine data
    • Step Run Step Step over Run Simulate -> End Simulation
    • Where to get on-line help?
    • Appendix
    • Lab1: design Hierachical
    • LM_LICENSE_FILE
    • Lab1: ModelSim-Altera License File in Vista