Your SlideShare is downloading. ×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×

Saving this for later?

Get the SlideShare app to save on your phone or tablet. Read anywhere, anytime - even offline.

Text the download link to your phone

Standard text messaging rates apply

Choosing the right processor

2,336
views

Published on

Choosing the right processor

Choosing the right processor

Published in: Education, Technology, Design

1 Comment
4 Likes
Statistics
Notes
  • Good details,,
    I like to get a copy of this presentation.
       Reply 
    Are you sure you want to  Yes  No
    Your message goes here
No Downloads
Views
Total Views
2,336
On Slideshare
0
From Embeds
0
Number of Embeds
2
Actions
Shares
0
Downloads
0
Comments
1
Likes
4
Embeds 0
No embeds

Report content
Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
No notes for slide

Transcript

  • 1. Choosing the Right Processor for your Application www.pantechsolutions.net
  • 2. Agenda
    • Choosing the right processor for your application
    • Hardware design flow
    • Software design flow
    • Various design phases
    • Recap of product life cycle
  • 3. Choosing the right Processor
  • 4. Microprocessor Basic Microprocessor, by-itself, completely useless – must have external peripherals to Interact with outside world CPU CONTROL ADDRESS DATA BOOT ROM Used at startup Instruction (program) ROM Transducers Keyboard Screen UART Parallel interface etc Data RAM
  • 5. Micro controller CPU
  • 6. Von Neumann VS Harvard Von Neumann Harvard CPU 12 14 16 Memory (Data) 8 Memory (Program) CPU Memory (Program &Data)
  • 7. Why do we need DSP Processor?
  • 8. CPLD Vs FPGA
  • 9. CPLD Vs FPGA
    • CPLDs have the advantage of virtually “instant-on” functionality
    • CPLDs can be lower cost than FPGAs, especially if a configuration source is required for the FPGA*
    • CPLDs typically use the same manufacturer tool suite as FPGA components*
    • CPLDs tend to have simpler architectures / structures and fewer I/O and registers than FPGAs*
    • In some applications CPLDs can have superior performance to FPGAs* (ex: timing and I/O levels)
  • 10. CPLD Architecture
    • Logic blocks
    • I/O blocks
    • Clock routing
    • Routing matrix
  • 11. FPGA Architecture
    • I/O blocks
    • Clock routing
    • Routing matrix
    • Memory
    • Multipliers /DSP blocks
    • Processor core
    • Logic blocks
  • 12. FPGA Technologies
  • 13. Why HDL?
    • No need for logic optimization using Karnaugh map.
    • Design is portable from one vendor application to the another.
    • Technology Independent.
    • Design cycle time reduces dramatically.
    • Provides concise representation of the design in contrast to logic diagrams
  • 14. Verilog Vs VHDL
    • VHDL
    • Ada-like
    • – Highly structured
    • No case sensitivity
    • Encapsulation
    • – Architecture
    • – Entity
  • 15. DSP Vs FPGA
  • 16.
    • Higher Performance
    • Parallel algorithm implementation
    • Customizable Design
    • Optimize for speed and cost
    • System Integration
    • Less board real estate
    • Less chips could mean less system cost
    When to use DSP in FPGA
  • 17. Traditional embedded system design using DSP Power Supply CLK CLK CLK custom IF-logic SDRAM SDRAM SRAM SRAM SRAM Memory Controller UART LC Display Controller Interrupt Controller Timer Audio Codec CPU (uP / DSP) Co- Proc. GP I/O Address Decode Unit Ethernet MAC
  • 18. Next Step... CLK custom IF-logic Memory Controller UART Display Controller Timer CPU (uP / DSP) Co- Proc. GP I/O Address Decode Unit Ethernet MAC Interrupt Controller FPGA CLK CLK SDRAM SDRAM SRAM SRAM SRAM Power Supply LC Audio Codec
  • 19. Configurable system on Chip-CSoC Power Supply SDRAM SDRAM SRAM SRAM SRAM LC Audio Codec EPROM
  • 20.
    • 2 or More Independent Processors in 1 Package
    • Symmetric Multiprocessing
      • Number of Identical Processors
      • Common Shared Memory
      • One Operating System
    • Asymmetric Multiprocessing
      • Different Processors, Instruction Sets
      • Different Operating Systems
      • Possibly Without Shared Memory
    Multicore Processor
  • 21. SMP-BF561 • Identical Cores • Identical access to all System Resources • Memory, Disk, UARTs, Communication Controllers, • Examples: Analog Devices Blackfin 561
  • 22. AMP-TI OMAP
    • Processors Need Not be Identical
    • Processor Specialization May Increase Performance.
    • T.I.’s OMAP•General Purpose Processor+Digital Signal Processor(“DSP”)
  • 23. Agenda
    • Processor selection Criteria
    • Choosing the right processor for your application
    • Hardware design flow
    • Software design flow
    • Various design phases
    • Recap of product life cycle
  • 24. Selection of packages QFP SOLDERING IRON SOLDERING STATION OVEN DIP SOIC BGA PLCC
  • 25. Hardware Design Flow SCHEMATIC DESIGN LAYOUT DESIGN ASSEMBLY & TESTING
  • 26. Agenda
    • Choosing the right processor for your application
    • Hardware design flow
    • Software design flow
    • Various design phases
    • Recap of product life cycle
  • 27. Software Design Flow
  • 28. Software Design Flow -FPGA Generate Netlist ISE Platform Ext. Proj.Nav. / VHDL *.mhs *. elf *.c *.asm Compile & Link Update Bitstream *. bit *.h Gen. Libs Platform Definition (peripherals, configuration, connectivity, address space)  EDK: Embedded Development Kit  XPS: Xilinx Platform Studio  ISE: Integrated Software Environment  MHS: Microprocessor Hardware Specification *. bit XPS Generate Bitstream *.ucf Hardware Software *.bmm
  • 29. RTOS, Board Support Package Integrated HW/SW/FPGA Flows Instantiate the ‘ System Netlist’ and Implement the FPGA Include the BSP and Compile the Software Image 1 2 3 Xilinx Platform Studio SDK Xilinx Platform Studio Data2MEM Download Combined Image to FPGA Compiled ELF Compiled BIT Embedded Development Kit ? HDL Entry Simulation/Synthesis Implementation Download Bitstream Into FPGA Chipscope Standard FPGA HW Development Flow VHDL or Verilog System Netlist ? Code Entry C/C++ Cross Compiler Linker Load Software Into FLASH Debugger Standard Embedded SW Development Flow C Code Board Support Package Compiled BIT Compiled ELF
  • 30. FPGA Design Flow
  • 31. Design Compilation Simulation Verification Graphical Entry HDL Entry Compiler Timing Diagram Timing Analysis Program CPLD Development Board FPGA Design Flow
  • 32. Unified Tool Releases, All Tools Available for Evaluations Verilog VHDL C/C++ MATLAB Simulink 3 rd Party Unified Design Environment The Ultimate System Integration Design Tools New ! HW Designers SW Developers Architects Verification Team System Integrators . . . .
  • 33. Design Decision in Choosing an FPGA Programmable technology Gate count Number of I/O’S Manufacturer Family Device Power Consumption Speed,voltage Packaging
  • 34. Processor selection Criteria
    • Development tools
    • Performance
    • Cost
    • Operating systems
    • Hardware tools
    • Peripherals
    • Power consumption
    • Supplier reputation
  • 35. SW DEVELOPMENT HW DEVELOPMENT SW SELECTION HW SELECTION INTEGRATION TESTING & TUNING DEPLOYMENT Compiler RTOSs Networking Protocols Java Support Graphics Support Project & Code Mgmt. RTOS Simulation Rapid Prototyping Real-time Data Visualization Memory Leak Detection CPU Profiling Post-mortem Debug Semiconductor Co-funded Development Hardware Coverage Board Bring-Up Board Diagnostics & Manufacturing Test Source-level Debugging Real-time System Analysis & Triggering Execution Tracing Code Coverage Analysis In-field Debugging © 2008 Pantech Solutions™ | All rights reserved Embedded Development using FPGA
  • 36. Agenda
    • Choosing the right processor for your application
    • Hardware design flow
    • Software design flow
    • Various design phases
    • Recap of product life cycle
  • 37. Simulation Evaluation Emulation
  • 38. Agenda
    • Choosing the right processor for your application
    • Hardware design flow
    • Software design flow
    • Various design phases
    • Recap of product life cycle
  • 39. Recap of Designing an Embedded System
  • 40. http://nptel.iitm.ac.in/videocourselist.php http://youtube.com/iit Website and Resources
  • 41. http://www.esacademy.com/ 8051 (Philips Flash ISP software) http://www.keil.com/demo/ Evaluation version for 8051 and ARM http://www.microchip.com PIC FPGA http://www.xilinx.com/support/download/index.htm https://www.altera.com/support/software/download/sof-download_center.html http://www.analog.com/en/embedded-processing-dsp/content/blackfin_bold_training/fca.html DSP www.ti.com/
  • 42. Questions ?
  • 43.