PIC Microcontroller

3,553 views
3,361 views

Published on

data sheet of pic microcontroller

Published in: Education
1 Comment
1 Like
Statistics
Notes
  • Helow dear fellow:

    you want earn money online, its not a scam or hacking websites these are links of websites where you can earn money online little bit work, and you can earn a healthy amount free.i also earning there and i want, you earn also there.
    simple methods:

    First make online bank account at PAYZA (free)
    https://secure.payza.com/?d6XotACks22p5boYPmy4oA%3d%3d

    (1) http://buxp.org/?r=kheelo
    (2) http://www.the-bux.net/?ref=kheelo
    (3) http://www.clixsense.com/?5751093
    (4) http://www.lxproject.org/?r=311515992
    (5) http://www.nerdbux.com/?ref=kheelo
    (6) http://www.ipuservices.com/user/signup/?referred_by=IPU044345
    (7) http://www.neobux.com/?rh=6B6865656C6F34753838

    So, don't spent your time on scammed sites.if any problem,then mail me for consultation freely.i'll help you,ask me each and every question what you makes trouble without hesitation.

    THANKS
       Reply 
    Are you sure you want to  Yes  No
    Your message goes here
No Downloads
Views
Total views
3,553
On SlideShare
0
From Embeds
0
Number of Embeds
3
Actions
Shares
0
Downloads
170
Comments
1
Likes
1
Embeds 0
No embeds

No notes for slide

PIC Microcontroller

  1. 1. www.DataSheet4U.com M PIC16F7X Data Sheet 28/40-pin, 8-bit CMOS FLASH Microcontrollers  2002 Microchip Technology Inc. DS30325B
  2. 2. www.DataSheet4U.com Note the following details of the code protection feature on PICmicro® MCUs. • The PICmicro family meets the specifications contained in the Microchip Data Sheet. • Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions. • There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowl- edge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property. • Microchip is willing to work with the customer who is concerned about the integrity of their code. • Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable”. • Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product. If you have any further questions about this matter, please contact the local sales office nearest to you. Information contained in this publication regarding device Trademarks applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to The Microchip name and logo, the Microchip logo, FilterLab, ensure that your application meets with your specifications. KEELOQ, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, No representation or warranty is given and no liability is PRO MATE, SEEVAL and The Embedded Control Solutions assumed by Microchip Technology Incorporated with respect Company are registered trademarks of Microchip Technology to the accuracy or use of such information, or infringement of Incorporated in the U.S.A. and other countries. patents or other intellectual property rights arising from such dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, use or otherwise. Use of Microchip’s products as critical com- In-Circuit Serial Programming, ICSP, ICEPIC, microID, ponents in life support systems is not authorized except with microPort, Migratable Memory, MPASM, MPLIB, MPLINK, express written approval by Microchip. No licenses are con- MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select veyed, implicitly or otherwise, under any intellectual property Mode and Total Endurance are trademarks of Microchip rights. Technology Incorporated in the U.S.A. Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. © 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved. Printed on recycled paper. Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company’s quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001 certified. DS30325B - page ii  2002 Microchip Technology Inc.
  3. 3. www.DataSheet4U.com M PIC16F7X 28/40-Pin 8-Bit CMOS FLASH Microcontrollers Devices Included in this Data Sheet: Peripheral Features: • PIC16F73 • PIC16F76 • Timer0: 8-bit timer/counter with 8-bit prescaler • PIC16F74 • PIC16F77 • Timer1: 16-bit timer/counter with prescaler, can be incremented during SLEEP via external High Performance RISC CPU: crystal/clock • Timer2: 8-bit timer/counter with 8-bit period • High performance RISC CPU register, prescaler and postscaler • Only 35 single word instructions to learn • Two Capture, Compare, PWM modules • All single cycle instructions except for program - Capture is 16-bit, max. resolution is 12.5 ns branches which are two-cycle - Compare is 16-bit, max. resolution is 200 ns • Operating speed: DC - 20 MHz clock input - PWM max. resolution is 10-bit DC - 200 ns instruction cycle • 8-bit, up to 8-channel Analog-to-Digital converter • Up to 8K x 14 words of FLASH Program Memory, Up to 368 x 8 bytes of Data Memory (RAM) • Synchronous Serial Port (SSP) with SPI (Master mode) and I2C (Slave) • Pinout compatible to the PIC16C73B/74B/76/77 • Universal Synchronous Asynchronous Receiver • Pinout compatible to the PIC16F873/874/876/877 Transmitter (USART/SCI) • Interrupt capability (up to 12 sources) • Parallel Slave Port (PSP), 8-bits wide with • Eight level deep hardware stack external RD, WR and CS controls (40/44-pin only) • Direct, Indirect and Relative Addressing modes • Brown-out detection circuitry for • Processor read access to program memory Brown-out Reset (BOR) Special Microcontroller Features: CMOS Technology: • Power-on Reset (POR) • Low power, high speed CMOS FLASH technology • Power-up Timer (PWRT) and • Fully static design Oscillator Start-up Timer (OST) • Wide operating voltage range: 2.0V to 5.5V • Watchdog Timer (WDT) with its own on-chip RC • High Sink/Source Current: 25 mA oscillator for reliable operation • Industrial temperature range • Programmable code protection • Low power consumption: • Power saving SLEEP mode - < 2 mA typical @ 5V, 4 MHz • Selectable oscillator options - 20 µA typical @ 3V, 32 kHz • In-Circuit Serial Programming (ICSP) via two - < 1 µA typical standby current pins Program Memory Data SSP 8-bit CCP Timers Device (# Single Word SRAM I/O Interrupts SPI I2C USART A/D (ch) (PWM) 8/16-bit Instructions) (Bytes) (Master) (Slave) PIC16F73 4096 192 22 11 5 2 Yes Yes Yes 2/1 PIC16F74 4096 192 33 12 8 2 Yes Yes Yes 2/1 PIC16F76 8192 368 22 11 5 2 Yes Yes Yes 2/1 PIC16F77 8192 368 33 12 8 2 Yes Yes Yes 2/1  2002 Microchip Technology Inc. DS30325B-page 1
  4. 4. PIC16F7Xwww.DataSheet4U.com Pin Diagrams DIP, SOIC, SSOP MCLR/VPP 1 28 RB7/PGD RA0/AN0 2 27 RB6/PGC RA1/AN1 3 26 RB5 RA2/AN2 4 25 RB4 PIC16F76/73 RA3/AN3/VREF 5 24 RB3/PGM RA4/T0CKI 6 23 RB2 RA5/AN4/SS 7 22 RB1 VSS 8 21 RB0/INT OSC1/CLKIN 9 20 VDD OSC2/CLKOUT 10 19 VSS RC0/T1OSO/T1CKI 11 18 RC7/RX/DT RC1/T1OSI/CCP2 12 17 RC6/TX/CK RC2/CCP1 13 16 RC5/SDO RC3/SCK/SCL 14 15 RC4/SDI/SDA MCLR/VPP RB7/PGD RB6/PGC MLF RA1/AN1 RA0/AN0 RB5 RB4 28 27 26 25 24 23 22 RA2/AN2 1 21 RB3/PGM RA3/AN3/VREF 2 20 RB2 RA4/T0CKI 3 PIC16F73 19 RB1 RA5/AN4/SS 4 18 RB0/INT VSS 5 PIC16F76 17 VDD OSC1/CLKI 6 16 VSS OSC2/CLKO 7 15 RC7/RX/DT 8 9 10 11 12 13 14 RC4/SDI/SDA RC6/TX/CK RC1/T1OSI/CCP2 RC2/CCP1 RC0/T1OSO/T1CKI RC3/SCK/SCL RC5/SDO PDIP MCLR/VPP 1 40 RB7/PGD RA0/AN0 2 39 RB6/PGC RA1/AN1 3 38 RB5 RA2/AN2 4 37 RB4 RA3/AN3/VREF 5 36 RB3/PGM RA4/T0CKI 6 35 RB2 RA5/AN4/SS 7 34 RB1 PIC16F77/74 RE0/RD/AN5 8 33 RB0/INT RE1/WR/AN6 9 32 VDD RE2/CS/AN7 10 31 VSS VDD 11 30 RD7/PSP7 VSS 12 29 RD6/PSP6 OSC1/CLKIN 13 28 RD5/PSP5 OSC2/CLKOUT 14 27 RD4/PSP4 RC0/T1OSO/T1CKI 15 26 RC7/RX/DT RC1/T1OSI/CCP2 16 25 RC6/TX/CK RC2/CCP1 17 24 RC5/SDO RC3/SCK/SCL 18 23 RC4/SDI/SDA RD0/PSP0 19 22 RD3/PSP3 RD1/PSP1 20 21 RD2/PSP2 DS30325B-page 2  2002 Microchip Technology Inc.
  5. 5. www.DataSheet4U.com PIC16F7X Pin Diagrams (Continued) PLCC RA3/AN3/VREF MCLR/VPP RB7/PGD RB6/PGC RA2/AN2 RA1/AN1 RA0/AN0 RB5 RB4 NC NC 6 5 4 3 2 1 44 43 42 41 40 RA4/T0CKI 7 39 RB3/PGM RA5/AN4/SS 8 38 RB2 RE0/RD/AN5 9 37 RB1 RE1/WR/AN6 10 36 RB0/INT RE2/CS/AN7 11 PIC16F77 35 VDD VDD 12 34 VSS VSS 13 PIC16F74 33 RD7/PSP7 OSC1/CLKIN 14 32 RD6/PSP6 OSC2/CLKOUT 15 31 RD5/PSP5 RC0/T1OSO/T1CK1 16 30 RD4/PSP4 NC 17 9 RC7/RX/DT 18 19 20 21 22 23 24 25 26 27 282 RC1/T1OSI/CCP2 RC2/CCP1 RC3/SCK/SCL RD0/PSP0 RD1/PSP1 RD2/PSP2 RD3/PSP3 RC5/SDO NC RC4/SDI/SDA RC6/TX/CK QFP RC1/T1OSI/CCP2 RC3/SCK/SCL RC4/SDI/SDA RC6/TX/CK RC2/CCP1 RD3/PSP3 RD2/PSP2 RD1/PSP1 RD0/PSP0 RC5/SDO NC 44 43 42 41 40 39 38 37 36 35 34 RC7/RX/DT 1 33 NC RD4/PSP4 2 32 RC0/T1OSO/T1CKI RD5/PSP5 3 31 OSC2/CLKOUT RD6/PSP6 4 30 OSC1/CLKIN RD7/PSP7 5 PIC16F77 29 VSS VSS 6 28 VDD VDD 7 PIC16F74 27 RE2/AN7/CS RB0/INT 8 26 RE1/AN6/WR RB1 9 25 RE0/AN5/RD RB2 10 24 RA5/AN4/SS RB3/PGM 11 23 RA4/T0CKI 12 13 14 15 16 17 18 19 20 21 22 RA1/AN1 NC RB6/PGC RB7/PGD MCLR/VPP RB5 RA0/AN0 RA2/AN2 RA3/AN3/VREF NC RB4  2002 Microchip Technology Inc. DS30325B-page 3
  6. 6. PIC16F7Xwww.DataSheet4U.com Table of Contents 1.0 Device Overview ......................................................................................................................................................................... 5 2.0 Memory Organization................................................................................................................................................................ 13 3.0 Reading Program Memory........................................................................................................................................................ 29 4.0 I/O Ports.................................................................................................................................................................................... 31 5.0 Timer0 Module .......................................................................................................................................................................... 43 6.0 Timer1 Module .......................................................................................................................................................................... 47 7.0 Timer2 Module .......................................................................................................................................................................... 51 8.0 Capture/Compare/PWM Modules ............................................................................................................................................. 53 9.0 Synchronous Serial Port (SSP) Module.................................................................................................................................... 59 10.0 Universal Synchronous Asynchronous Receiver Transmitter (USART) ................................................................................... 69 11.0 Analog-to-Digital Converter (A/D) Module ................................................................................................................................ 83 12.0 Special Features of the CPU .................................................................................................................................................... 89 13.0 Instruction Set Summary......................................................................................................................................................... 105 14.0 Development Support ............................................................................................................................................................. 113 15.0 Electrical Characteristics......................................................................................................................................................... 119 16.0 DC and AC Characteristics Graphs and Tables ..................................................................................................................... 141 17.0 Packaging Information ............................................................................................................................................................ 151 Appendix A: Revision History ........................................................................................................................................................ 161 Appendix B: Device Differences .................................................................................................................................................... 161 Appendix C: Conversion Considerations ....................................................................................................................................... 162 Index ................................................................................................................................................................................................. 163 On-Line Support................................................................................................................................................................................ 169 Reader Response ............................................................................................................................................................................. 170 PIC16F7X Product Identification System .......................................................................................................................................... 171 TO OUR VALUED CUSTOMERS It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced. If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@mail.microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback. Most Current Data Sheet To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at: http://www.microchip.com You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000). Errata An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies. To determine if an errata sheet exists for a particular device, please check with one of the following: • Microchip’s Worldwide Web site; http://www.microchip.com • Your local Microchip sales office (see last page) • The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277 When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include liter- ature number) you are using. Customer Notification System Register on our web site at www.microchip.com/cn to receive the most current information on all of our products. DS30325B-page 4  2002 Microchip Technology Inc.
  7. 7. www.DataSheet4U.com PIC16F7X 1.0 DEVICE OVERVIEW The available features are summarized in Table 1-1. Block diagrams of the PIC16F73/76 and PIC16F74/77 This document contains device specific information devices are provided in Figure 1-1 and Figure 1-2, about the following devices: respectively. The pinouts for these device families are • PIC16F73 listed in Table 1-2 and Table 1-3. • PIC16F74 Additional information may be found in the PICmicro™ • PIC16F76 Mid-Range Reference Manual (DS33023), which may • PIC16F77 be obtained from your local Microchip Sales Represen- tative or downloaded from the Microchip website. The PIC16F73/76 devices are available only in 28-pin pack- Reference Manual should be considered a complemen- ages, while PIC16F74/77 devices are available in tary document to this data sheet, and is highly recom- 40-pin and 44-pin packages. All devices in the mended reading for a better understanding of the device PIC16F7X family share common architecture, with the architecture and operation of the peripheral modules. following differences: • The PIC16F73 and PIC16F76 have one-half of the total on-chip memory of the PIC16F74 and PIC16F77 • The 28-pin devices have 3 I/O ports, while the 40/44-pin devices have 5 • The 28-pin devices have 11 interrupts, while the 40/44-pin devices have 12 • The 28-pin devices have 5 A/D input channels, while the 40/44-pin devices have 8 • The Parallel Slave Port is implemented only on the 40/44-pin devices TABLE 1-1: PIC16F7X DEVICE FEATURES Key Features PIC16F73 PIC16F74 PIC16F76 PIC16F77 Operating Frequency DC - 20 MHz DC - 20 MHz DC - 20 MHz DC - 20 MHz RESETS (and Delays) POR, BOR POR, BOR POR, BOR POR, BOR (PWRT, OST) (PWRT, OST) (PWRT, OST) (PWRT, OST) FLASH Program Memory 4K 4K 8K 8K (14-bit words) Data Memory (bytes) 192 192 368 368 Interrupts 11 12 11 12 I/O Ports Ports A,B,C Ports A,B,C,D,E Ports A,B,C Ports A,B,C,D,E Timers 3 3 3 3 Capture/Compare/PWM Modules 2 2 2 2 Serial Communications SSP, USART SSP, USART SSP, USART SSP, USART Parallel Communications — PSP — PSP 8-bit Analog-to-Digital Module 5 Input Channels 8 Input Channels 5 Input Channels 8 Input Channels Instruction Set 35 Instructions 35 Instructions 35 Instructions 35 Instructions Packaging 28-pin DIP 40-pin PDIP 28-pin DIP 40-pin PDIP 28-pin SOIC 44-pin PLCC 28-pin SOIC 44-pin PLCC 28-pin SSOP 44-pin TQFP 28-pin SSOP 44-pin TQFP 28-pin MLF 28-pin MLF  2002 Microchip Technology Inc. DS30325B-page 5
  8. 8. PIC16F7Xwww.DataSheet4U.com FIGURE 1-1: PIC16F73 AND PIC16F76 BLOCK DIAGRAM 13 Data Bus 8 PORTA Program Counter FLASH RA0/AN0 Program RA1/AN1 Memory RAM RA2/AN2/ 8 Level Stack File RA3/AN3/VREF (13-bit) Registers RA4/T0CKI RA5/AN4/SS Program 14 Bus RAM Addr(1) 9 PORTB Addr MUX RB0/INT Instruction reg RB1 Direct Addr 7 Indirect RB2 8 Addr RB3/PGM RB4 FSR reg RB5 RB6/PGC STATUS reg RB7/PGD 8 PORTC RC0/T1OSO/T1CKI 3 MUX RC1/T1OSI/CCP2 Power-up Timer RC2/CCP1 RC3/SCK/SCL Instruction Oscillator RC4/SDI/SDA Decode & Start-up Timer ALU RC5/SDO Control Power-on RC6/TX/CK Reset 8 RC7/RX/DT Timing Watchdog Generation Timer W reg OSC1/CLKIN Brown-out OSC2/CLKOUT Reset MCLR VDD, VSS Timer0 Timer1 Timer2 8-bit A/D Synchronous CCP1 CCP2 USART Serial Port Device Program FLASH Data Memory PIC16F73 4K 192 Bytes PIC16F76 8K 368 Bytes Note 1: Higher order bits are from the STATUS register. DS30325B-page 6  2002 Microchip Technology Inc.
  9. 9. www.DataSheet4U.com PIC16F7X FIGURE 1-2: PIC16F74 AND PIC16F77 BLOCK DIAGRAM 13 Data Bus 8 PORTA Program Counter FLASH RA0/AN0 Program RA1/AN1 Memory RA2/AN2 RAM 8 Level Stack RA3/AN3/VREF File (13-bit) Registers RA4/T0CKI RA5/AN4/SS Program 14 Bus RAM Addr(1) 9 PORTB RB0/INT Addr MUX RB1 Instruction reg RB2 Direct Addr 7 Indirect RB3/PGM 8 Addr RB4 FSR reg RB5 RB6/PGC STATUS reg RB7/PGD 8 PORTC RC0/T1OSO/T1CKI RC1/T1OSI/CCP2 3 MUX RC2/CCP1 Power-up Timer RC3/SCK/SCL RC4/SDI/SDA Instruction Oscillator Decode & Start-up Timer RC5/SDO ALU RC6/TX/CK Control Power-on Reset 8 RC7/RX/DT Timing Watchdog PORTD Generation Timer W reg RD0/PSP0 OSC1/CLKIN Brown-out RD1/PSP1 OSC2/CLKOUT Reset RD2/PSP2 RD3/PSP3 RD4/PSP4 RD5/PSP5 RD6/PSP6 RD7/PSP7 MCLR VDD, VSS PORTE RE0/AN5/RD RE1/AN6/WR RE2/AN7/CS Timer0 Timer1 Timer2 8-bit A/D Synchronous CCP1 CCP2 USART Parallel Slave Port Serial Port Device Program FLASH Data Memory PIC16F74 4K 192 Bytes PIC16F77 8K 368 Bytes Note 1: Higher order bits are from the STATUS register.  2002 Microchip Technology Inc. DS30325B-page 7
  10. 10. PIC16F7Xwww.DataSheet4U.com TABLE 1-2: PIC16F73 AND PIC16F76 PINOUT DESCRIPTION DIP SSOP MLF I/O/P Buffer Pin Name Description SOIC Pin# Type Type Pin# OSC1/CLKI 9 6 ST/CMOS(3) Oscillator crystal or external clock input. OSC1 I Oscillator crystal input or external clock source input. ST buffer when configured in RC mode. Otherwise CMOS. CLKI I External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins). OSC2/CLKO 10 7 — Oscillator crystal or clock output. OSC2 O Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. CLKO O In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. MCLR/VPP 1 26 ST Master Clear (input) or programming voltage (output). MCLR I Master Clear (Reset) input. This pin is an active low RESET to the device. VPP P Programming voltage input. PORTA is a bi-directional I/O port. RA0/AN0 2 27 TTL RA0 I/O Digital I/O. AN0 I Analog input 0. RA1/AN1 3 28 TTL RA1 I/O Digital I/O. AN1 I Analog input 1. RA2/AN2 4 1 TTL RA2 I/O Digital I/O. AN2 I Analog input 2. RA3/AN3/VREF 5 2 TTL RA3 I/O Digital I/O. AN3 I Analog input 3. VREF I A/D reference voltage input. RA4/T0CKI 6 4 ST RA4 I/O Digital I/O – Open drain when configured as output. T0CKI I Timer0 external clock input. RA5/SS/AN4 7 5 TTL RA5 I/O Digital I/O. SS I SPI slave select input. AN4 I Analog input 4. Legend: I = input O = output I/O = input/output P = power — = Not used TTL = TTL input ST = Schmitt Trigger input Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt. 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode. 3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise. DS30325B-page 8  2002 Microchip Technology Inc.
  11. 11. www.DataSheet4U.com PIC16F7X TABLE 1-2: PIC16F73 AND PIC16F76 PINOUT DESCRIPTION (CONTINUED) DIP SSOP MLF I/O/P Buffer Pin Name Description SOIC Pin# Type Type Pin# PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. RB0/INT 21 18 TTL/ST(1) RB0 I/O Digital I/O. INT I External interrupt. RB1 22 19 I/O TTL Digital I/O. RB2 23 20 I/O TTL Digital I/O. RB3/PGM 24 21 TTL RB3 I/O Digital I/O. PGM I/O Low voltage ICSP programming enable pin. RB4 25 22 I/O TTL Digital I/O. RB5 26 23 I/O TTL Digital I/O. RB6/PGC 27 24 TTL/ST(2) RB6 I/O Digital I/O. PGC I/O In-Circuit Debugger and ICSP programming clock. RB7/PGD 28 25 TTL/ST(2) RB7 I/O Digital I/O. PGD I/O In-Circuit Debugger and ICSP programming data. PORTC is a bi-directional I/O port. RC0/T1OSO/T1CKI 11 8 ST RC0 I/O Digital I/O. T1OSO O Timer1 oscillator output. T1CKI I Timer1 external clock input. RC1/T1OSI/CCP2 12 9 ST RC1 I/O Digital I/O. T1OSI I Timer1 oscillator input. CCP2 I/O Capture2 input, Compare2 output, PWM2 output. RC2/CCP1 13 10 ST RC2 I/O Digital I/O. CCP1 I/O Capture1 input/Compare1 output/PWM1 output. RC3/SCK/SCL 14 11 ST RC3 I/O Digital I/O. SCK I/O Synchronous serial clock input/output for SPI mode. SCL I/O Synchronous serial clock input/output for I2C mode. RC4/SDI/SDA 15 12 ST RC4 I/O Digital I/O. SDI I SPI data in. SDA I/O I2C data I/O. RC5/SDO 16 13 ST RC5 I/O Digital I/O. SDO O SPI data out. RC6/TX/CK 17 14 ST RC6 I/O Digital I/O. TX O USART asynchronous transmit. CK I/O USART 1 synchronous clock. RC7/RX/DT 18 15 ST RC7 I/O Digital I/O. RX I USART asynchronous receive. DT I/O USART synchronous data. VSS 8, 19 5, 16 P — Ground reference for logic and I/O pins. VDD 20 17 P — Positive supply for logic and I/O pins. Legend: I = input O = output I/O = input/output P = power — = Not used TTL = TTL input ST = Schmitt Trigger input Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt. 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode. 3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.  2002 Microchip Technology Inc. DS30325B-page 9
  12. 12. PIC16F7Xwww.DataSheet4U.com TABLE 1-3: PIC16F74 AND PIC16F77 PINOUT DESCRIPTION DIP PLCC QFP I/O/P Buffer Pin Name Description Pin# Pin# Pin# Type Type OSC1/CLKI 13 14 30 ST/CMOS(4) Oscillator crystal or external clock input. OSC1 I Oscillator crystal input or external clock source input. ST buffer when configured in RC mode. Otherwise CLKI I CMOS. External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins). OSC2/CLKO 14 15 31 — Oscillator crystal or clock output. OSC2 O Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. CLKO O In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. MCLR/VPP 1 2 18 ST Master Clear (input) or programming voltage (output). MCLR I Master Clear (Reset) input. This pin is an active low RESET to the device. VPP P Programming voltage input. PORTA is a bi-directional I/O port. RA0/AN0 2 3 19 TTL RA0 I/O Digital I/O. AN0 I Analog input 0. RA1/AN1 3 4 20 TTL RA1 I/O Digital I/O. AN1 I Analog input 1. RA2/AN2 4 5 21 TTL RA2 I/O Digital I/O. AN2 I Analog input 2. RA3/AN3/VREF 5 6 22 TTL RA3 I/O Digital I/O. AN3 I Analog input 3. VREF I A/D reference voltage input. RA4/T0CKI 6 7 23 ST RA4 I/O Digital I/O – Open drain when configured as output. T0CKI I Timer0 external clock input. RA5/SS/AN4 7 8 24 TTL RA5 I/O Digital I/O. SS I SPI slave select input. AN4 I Analog input 4. Legend: I = input O = output I/O = input/output P = power — = Not used TTL = TTL input ST = Schmitt Trigger input Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt. 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode. 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus). 4: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise. DS30325B-page 10  2002 Microchip Technology Inc.
  13. 13. www.DataSheet4U.com PIC16F7X TABLE 1-3: PIC16F74 AND PIC16F77 PINOUT DESCRIPTION (CONTINUED) DIP PLCC QFP I/O/P Buffer Pin Name Description Pin# Pin# Pin# Type Type PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. RB0/INT 33 36 8 TTL/ST(1) RB0 I/O Digital I/O. INT I External interrupt. RB1 34 37 9 I/O TTL Digital I/O. RB2 35 38 10 I/O TTL Digital I/O. RB3/PGM 36 39 11 TTL RB3 I/O Digital I/O. PGM I/O Low voltage ICSP programming enable pin. RB4 37 41 14 I/O TTL Digital I/O. RB5 38 42 15 I/O TTL Digital I/O. RB6/PGC 39 43 16 TTL/ST(2) RB6 I/O Digital I/O. PGC I/O In-Circuit Debugger and ICSP programming clock. RB7/PGD 40 44 17 TTL/ST(2) RB7 I/O Digital I/O. PGD I/O In-Circuit Debugger and ICSP programming data. PORTC is a bi-directional I/O port. RC0/T1OSO/T1CKI 15 16 32 ST RC0 I/O Digital I/O. T1OSO O Timer1 oscillator output. T1CKI I Timer1 external clock input. RC1/T1OSI/CCP2 16 18 35 ST RC1 I/O Digital I/O. T1OSI I Timer1 oscillator input. CCP2 I/O Capture2 input, Compare2 output, PWM2 output. RC2/CCP1 17 19 36 ST RC2 I/O Digital I/O. CCP1 I/O Capture1 input/Compare1 output/PWM1 output RC3/SCK/SCL 18 20 37 ST RC3 I/O Digital I/O SCK I/O Synchronous serial clock input/output for SPI mode. SCL I/O Synchronous serial clock input/output for I2C mode. RC4/SDI/SDA 23 25 42 ST RC4 I/O Digital I/O. SDI I SPI data in. SDA I/O I2C data I/O. RC5/SDO 24 26 43 ST RC5 I/O Digital I/O. SDO O SPI data out. RC6/TX/CK 25 27 44 ST RC6 I/O Digital I/O. TX O USART asynchronous transmit. CK I/O USART 1 synchronous clock. RC7/RX/DT 26 29 1 ST RC7 I/O Digital I/O. RX I USART asynchronous receive. DT I/O USART synchronous data. Legend: I = input O = output I/O = input/output P = power — = Not used TTL = TTL input ST = Schmitt Trigger input Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt. 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode. 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus). 4: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.  2002 Microchip Technology Inc. DS30325B-page 11
  14. 14. PIC16F7Xwww.DataSheet4U.com TABLE 1-3: PIC16F74 AND PIC16F77 PINOUT DESCRIPTION (CONTINUED) DIP PLCC QFP I/O/P Buffer Pin Name Description Pin# Pin# Pin# Type Type PORTD is a bi-directional I/O port or parallel slave port when interfacing to a microprocessor bus. RD0/PSP0 19 21 38 ST/TTL(3) RD0 I/O Digital I/O. PSP0 I/O Parallel Slave Port data. RD1/PSP1 20 22 39 I ST/TTL(3) RD1 I/O Digital I/O. PSP1 I/O Parallel Slave Port data. RD2/PSP2 21 23 40 I ST/TTL(3) RD2 I/O Digital I/O. PSP2 I/O Parallel Slave Port data. RD3/PSP3 22 24 41 ST/TTL(3) RD3 I/O Digital I/O. PSP3 I/O Parallel Slave Port data. RD4/PSP4 27 30 2 ST/TTL(3) RD4 I/O Digital I/O. PSP4 I/O Parallel Slave Port data. RD5/PSP5 28 31 3 ST/TTL(3) RD5 I/O Digital I/O. PSP5 I/O Parallel Slave Port data. RD6/PSP6 29 32 4 ST/TTL(3) RD6 I/O Digital I/O. PSP6 I/O Parallel Slave Port data. RD7/PSP7 30 33 5 ST/TTL(3) RD7 I/O Digital I/O. PSP7 I/O Parallel Slave Port data. PORTE is a bi-directional I/O port. RE0/RD/AN5 8 9 25 ST/TTL(3) RE0 I/O Digital I/O. RD I Read control for parallel slave port . AN5 I Analog input 5. RE1/WR/AN6 9 10 26 ST/TTL(3) RE1 I/O Digital I/O. WR I Write control for parallel slave port . AN6 I Analog input 6. RE2/CS/AN7 10 11 27 ST/TTL(3) RE2 I/O Digital I/O. CS I Chip select control for parallel slave port . AN7 I Analog input 7. VSS 12,31 13,34 6,29 P — Ground reference for logic and I/O pins. VDD 11,32 12,35 7,28 P — Positive supply for logic and I/O pins. NC — 1,17,2 12,13, — These pins are not internally connected. These pins should 8, 40 33, 34 be left unconnected. Legend: I = input O = output I/O = input/output P = power — = Not used TTL = TTL input ST = Schmitt Trigger input Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt. 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode. 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus). 4: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise. DS30325B-page 12  2002 Microchip Technology Inc.
  15. 15. www.DataSheet4U.com PIC16F7X 2.0 MEMORY ORGANIZATION 2.2 Data Memory Organization There are two memory blocks in each of these The Data Memory is partitioned into multiple banks, PICmicro® MCUs. The Program Memory and Data which contain the General Purpose Registers and the Memory have separate buses so that concurrent Special Function Registers. Bits RP1 (STATUS<6>) access can occur and is detailed in this section. The and RP0 (STATUS<5>) are the bank select bits: Program Memory can be read internally by user code RP1:RP0 Bank (see Section 3.0). 00 0 Additional information on device memory may be found in the PICmicro Mid-Range Reference Manual 01 1 (DS33023). 10 2 11 3 2.1 Program Memory Organization Each bank extends up to 7Fh (128 bytes). The lower The PIC16F7X devices have a 13-bit program counter locations of each bank are reserved for the Special capable of addressing an 8K word x 14-bit program Function Registers. Above the Special Function Regis- memory space. The PIC16F77/76 devices have ters are General Purpose Registers, implemented as 8K words of FLASH program memory and the static RAM. All implemented banks contain Special PIC16F73/74 devices have 4K words. The program Function Registers. Some frequently used Special memory maps for PIC16F7X devices are shown in Function Registers from one bank may be mirrored in Figure 2-1. Accessing a location above the physically another bank for code reduction and quicker access. implemented address will cause a wraparound. The RESET Vector is at 0000h and the Interrupt Vector 2.2.1 GENERAL PURPOSE REGISTER is at 0004h. FILE The register file (shown in Figure 2-2 and Figure 2-3) can be accessed either directly, or indirectly, through the File Select Register FSR. FIGURE 2-1: PROGRAM MEMORY MAPS AND STACKS FOR PIC16F7X DEVICES PIC16F76/77 PIC16F73/74 PC<12:0> PC<12:0> CALL, RETURN 13 CALL, RETURN 13 RETFIE, RETLW RETFIE, RETLW Stack Level 1 Stack Level 1 Stack Level 2 Stack Level 2 Stack Level 8 Stack Level 8 RESET Vector 0000h RESET Vector 0000h Interrupt Vector 0004h Interrupt Vector 0004h 0005h 0005h Page 0 Page 0 On-Chip 07FFh 07FFh Program 0800h 0800h Memory On-Chip Page 1 Page 1 Program 0FFFh 0FFFh 1000h 1000h Memory Page 2 17FFh Unimplemented 1800h Read as ‘0’ Page 3 1FFFh 1FFFh  2002 Microchip Technology Inc. DS30325B-page 13
  16. 16. PIC16F7Xwww.DataSheet4U.com FIGURE 2-2: PIC16F77/76 REGISTER FILE MAP File File File File Address Address Address Address Indirect addr.(*) 00h Indirect addr.(*) 80h Indirect addr.(*) 100h Indirect addr.(*) 180h TMR0 01h OPTION_REG 81h TMR0 101h OPTION_REG 181h PCL 02h PCL 82h PCL 102h PCL 182h STATUS 03h STATUS 83h STATUS 103h STATUS 183h FSR 04h FSR 84h FSR 104h FSR 184h PORTA 05h TRISA 85h 105h 185h PORTB 06h TRISB 86h PORTB 106h TRISB 186h PORTC 07h TRISC 87h 107h 187h PORTD(1) 08h TRISD(1) 88h 108h 188h PORTE(1) 09h TRISE(1) 89h 109h 189h PCLATH 0Ah PCLATH 8Ah PCLATH 10Ah PCLATH 18Ah INTCON 0Bh INTCON 8Bh INTCON 10Bh INTCON 18Bh PIR1 0Ch PIE1 8Ch PMDATA 10Ch PMCON1 18Ch PIR2 0Dh PIE2 8Dh PMADR 10Dh 18Dh TMR1L 0Eh PCON 8Eh PMDATH 10Eh 18Eh TMR1H 0Fh 8Fh PMADRH 10Fh 18Fh T1CON 10h 90h 110h 190h TMR2 11h 91h 111h 191h T2CON 12h PR2 92h 112h 192h SSPBUF 13h SSPADD 93h 113h 193h SSPCON 14h SSPSTAT 94h 114h 194h CCPR1L 15h 95h 115h 195h CCPR1H 16h 96h 116h 196h CCP1CON 17h 97h General 117h General 197h Purpose Purpose RCSTA 18h TXSTA 98h Register 118h Register 198h TXREG 19h SPBRG 99h 16 Bytes 119h 16 Bytes 199h RCREG 1Ah 9Ah 11Ah 19Ah CCPR2L 1Bh 9Bh 11Bh 19Bh CCPR2H 1Ch 9Ch 11Ch 19Ch CCP2CON 1Dh 9Dh 11Dh 19Dh ADRES 1Eh 9Eh 11Eh 19Eh ADCON0 1Fh ADCON1 9Fh 11Fh 19Fh 20h A0h 120h 1A0h General General General General Purpose Purpose Purpose Purpose Register Register Register Register 80 Bytes 80 Bytes 80 Bytes 96 Bytes EFh 16Fh 1EFh F0h 170h accesses 1F0h accesses accesses 70h-7Fh 70h-7Fh 70h - 7Fh 7Fh FFh 17Fh 1FFh Bank 0 Bank 1 Bank 2 Bank 3 Unimplemented data memory locations, read as ’0’. * Not a physical register. Note 1: These registers are not implemented on 28-pin devices. DS30325B-page 14  2002 Microchip Technology Inc.
  17. 17. www.DataSheet4U.com PIC16F7X FIGURE 2-3: PIC16F74/73 REGISTER FILE MAP File File File File Address Address Address Address Indirect addr.(*) 00h Indirect addr.(*) 80h Indirect addr.(*) 100h Indirect addr.(*) 180h TMR0 01h OPTION_REG 81h TMR0 101h OPTION_REG 181h PCL 02h PCL 82h PCL 102h PCL 182h STATUS 03h STATUS 83h STATUS 103h STATUS 183h FSR 04h FSR 84h FSR 104h FSR 184h PORTA 05h TRISA 85h 105h 185h PORTB 06h TRISB 86h PORTB 106h TRISB 186h PORTC 07h TRISC 87h 107h 187h PORTD(1) 08h TRISD(1) 88h 108h 188h PORTE(1) 09h TRISE(1) 89h 109h 189h PCLATH 0Ah PCLATH 8Ah PCLATH 10Ah PCLATH 18Ah INTCON 0Bh INTCON 8Bh INTCON 10Bh INTCON 18Bh PIR1 0Ch PIE1 8Ch PMDATA 10Ch PMCON1 18Ch PIR2 0Dh PIE2 8Dh PMADR 10Dh 18Dh TMR1L 0Eh PCON 8Eh PMDATH 10Eh 18Eh TMR1H 0Fh 8Fh PMADRH 10Fh 18Fh T1CON 10h 90h 110h 190h TMR2 11h 91h T2CON 12h PR2 92h SSPBUF 13h SSPADD 93h SSPCON 14h SSPSTAT 94h CCPR1L 15h 95h CCPR1H 16h 96h CCP1CON 17h 97h RCSTA 18h TXSTA 98h TXREG 19h SPBRG 99h RCREG 1Ah 9Ah CCPR2L 1Bh 9Bh CCPR2H 1Ch 9Ch CCP2CON 1Dh 9Dh ADRES 1Eh 9Eh ADCON0 1Fh ADCON1 9Fh 120h 1A0h 20h A0h General General Purpose Purpose accesses accesses Register Register 20h-7Fh A0h - FFh 96 Bytes 96 Bytes 16Fh 1EFh 170h 1F0h 7Fh FFh 17Fh 1FFh Bank 0 Bank 1 Bank 2 Bank 3 Unimplemented data memory locations, read as ’0’. * Not a physical register. Note 1: These registers are not implemented on 28-pin devices.  2002 Microchip Technology Inc. DS30325B-page 15

×