Network on ChipStructure and Design Methodologies1
• Introduction• Network-on-Chip Architecture and Function Layers• Network-on-Chip Design Methodologies• Bidirectional Netw...
•The next generation of multiprocessor system onchip (MPSoC) and chip multiprocessors (CMPs)will contain hundreds or thous...
•As the density of VLSI design increases, thecomplexity of each component in a systemraises rapidly.•Today’s SoC designers...
Why we need of it ?..• Power efficient processors combined with hardwareaccelerators are the preferred choice for mostdesi...
Network-on-Chip Architecture and Function Layers•A typical NoC architecture consists ofmultiple segments of wires and rout...
NI-Network Interface R-Routers7Typical NoC architecture in a mesh topology.
• Application Layer: At the application layer, target applications willbe broken down into a set of computation.• Transpor...
9Typical NoC Router Architecture
10Network-on-Chip Design Methodologies
• Problem Description: Waist of Bandwidth• Example: 2*2 Two-Dimensional Mesh NOC11Bidirectional Network-on-Chip (BiNoC) Ar...
• Channel Bandwidth Utilization:• Bandwidth Utilization Analysis of a conventional NOC router• NOC with Virtual Channel Co...
• NoC (BiNoC) backbone architecture, which can beeasily integrated into most conventional NoC designsand successfully impr...
• Hindawi Publishing CorporationJournal of Electrical and Computer EngineeringVolume 2012, Article ID 50946514Reference
THANK’S’S
Upcoming SlideShare
Loading in...5
×

Vaibhav (2)

193

Published on

Published in: Technology, News & Politics
0 Comments
1 Like
Statistics
Notes
  • Be the first to comment

No Downloads
Views
Total Views
193
On Slideshare
0
From Embeds
0
Number of Embeds
0
Actions
Shares
0
Downloads
0
Comments
0
Likes
1
Embeds 0
No embeds

No notes for slide

Vaibhav (2)

  1. 1. Network on ChipStructure and Design Methodologies1
  2. 2. • Introduction• Network-on-Chip Architecture and Function Layers• Network-on-Chip Design Methodologies• Bidirectional Network-on-Chip (BiNoC)Architecture• Conclusion2Content
  3. 3. •The next generation of multiprocessor system onchip (MPSoC) and chip multiprocessors (CMPs)will contain hundreds or thousands of cores.Such a many-core system requires high-performance interconnections to transfer dataamong the cores on the chip.3Abstract
  4. 4. •As the density of VLSI design increases, thecomplexity of each component in a systemraises rapidly.•Today’s SoC designers face a new challengein the design of the on-chip interconnectsbeyond the evolution of an increasingnumber of processing elements4Introduction
  5. 5. Why we need of it ?..• Power efficient processors combined with hardwareaccelerators are the preferred choice for mostdesigners to deliver the best trade off betweenperformance and power consumption.• Hoc methods of selecting few blocks may work basedon a designer’s experience, this may not work astoday’s MPSoC and CMP designs which becomes moreand more complex.5Content
  6. 6. Network-on-Chip Architecture and Function Layers•A typical NoC architecture consists ofmultiple segments of wires and routers.•The NoC function can be classified intoseveral layers: application, transport,network, data link, and physical layers.6
  7. 7. NI-Network Interface R-Routers7Typical NoC architecture in a mesh topology.
  8. 8. • Application Layer: At the application layer, target applications willbe broken down into a set of computation.• Transport Layer: Prevent buffer overflow and avoid trafficcongestion.• Network Layer: Deal with the routing data between processingelements.• Data Link: Increase the reliability of the link up to a minimumrequired level.• Physical Layers: Transfer the data from node to node.8Network-on-Chip Function Layers
  9. 9. 9Typical NoC Router Architecture
  10. 10. 10Network-on-Chip Design Methodologies
  11. 11. • Problem Description: Waist of Bandwidth• Example: 2*2 Two-Dimensional Mesh NOC11Bidirectional Network-on-Chip (BiNoC) Architecture
  12. 12. • Channel Bandwidth Utilization:• Bandwidth Utilization Analysis of a conventional NOC router• NOC with Virtual Channel Control12Bidirectional Network-on-Chip (BiNoC) Architecture Cont.
  13. 13. • NoC (BiNoC) backbone architecture, which can beeasily integrated into most conventional NoC designsand successfully improve the NoC performance with areasonable cost.13Conclusion
  14. 14. • Hindawi Publishing CorporationJournal of Electrical and Computer EngineeringVolume 2012, Article ID 50946514Reference
  15. 15. THANK’S’S

×