GOEPEL Electronics TAP Checker

553 views

Published on

Learn about TAP Checker, a software tool for BSDL verification and automated validation of chip-level JTAG / boundary-scan implementations;
support for multi-chip modules; IEEE 1149.1 and IEEE 1149.6 compliant; VHDL, VERILOG, and STIL output;

Published in: Technology, Business
0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total views
553
On SlideShare
0
From Embeds
0
Number of Embeds
12
Actions
Shares
0
Downloads
7
Comments
0
Likes
0
Embeds 0
No embeds

No notes for slide

GOEPEL Electronics TAP Checker

  1. 1. Automated validation ofJTAG / boundary scan implementations (C) 2012 GOEPEL Electronics, Austin, TX / USA
  2. 2. Outline• Why implement JTAG in ICs in the first place?• Why validate and verify JTAG implementations?• Automating the validation of JTAG implementations© 2012 GOEPEL electronics JTAG/Boundary Scan 2
  3. 3. Benefits of JTAG / boundary scan• Test for manufacturing defects at board and system level• Access to on-chip test / debug / emulation resources• In-system programming• Efficient ATPG tools, pin level diagnostics• Deterministic (predictive) test coverage• Standardized: IEEE 1149.1, 1149.4, 1149.6, 1149.7, 1500, 1532, P1149.8.1, P1687, ...© 2012 GOEPEL electronics JTAG/Boundary Scan 3
  4. 4. JTAG / boundary scan applications© 2012 GOEPEL electronics JTAG/Boundary Scan 4
  5. 5. Outline• Why implement JTAG in ICs in the first place?• Why validate and verify JTAG implementations?• Automating the validation of JTAG implementations© 2012 GOEPEL electronics JTAG/Boundary Scan 5
  6. 6. Why verify JTAG implementations?• IEEE standard compliance• Enable your customers to reap the benefits of JTAG• Board / system applications: • Connectivity tests rely on Boundary Register, EXTEST functionality • Multiple devices daisy chained need to coexist • Reliance on correct description of JTAG features (BSDL)© 2012 GOEPEL electronics JTAG/Boundary Scan 6
  7. 7. TAP Checker™ • Automated generation of test bench based on BSDL • IEEE 1149.1 and IEEE 1149.6 BSDL, .ALL IEEE 1149.1 IEEE 1149.6 • Support for multi-chip modules and 3-D ICs TAPChecker™ • Output formats: Verilog (IEEE 1364), VHDL (IEEE 1076), and STIL (IEEE 1450) Verilog, VHDL STIL • Validation of JTAG design prior to tape-out • Test on ATE for verification of JTAG implementation Semiconductor Simulator ATE© 2012 GOEPEL electronics JTAG/Boundary Scan 7
  8. 8. Outline• Why implement JTAG in ICs in the first place?• Why validate and verify JTAG implementations?• Automating the validation of JTAG implementations© 2012 GOEPEL electronics JTAG/Boundary Scan 8
  9. 9. TAP Checker™• Select the tests to include in the test bench© 2012 GOEPEL electronics JTAG/Boundary Scan 9
  10. 10. TAP Checker™• Select input and output directories and files© 2012 GOEPEL electronics JTAG/Boundary Scan 10
  11. 11. TAP Checker™• Adjust timing and test related settings as needed© 2012 GOEPEL electronics JTAG/Boundary Scan 11
  12. 12. TAP Checker™• Select output formats and select various output options as needed© 2012 GOEPEL electronics JTAG/Boundary Scan 12
  13. 13. TAP Checker™• Run the test bench generation• Output file(s) are generated and stored in specified location© 2012 GOEPEL electronics JTAG/Boundary Scan 13
  14. 14. Summary• JTAG/boundary scan features can provide huge benefits for device, board, and system test• Requirement: IEEE 1149.x compliance• JTAG implementations must be validated & verified© 2012 GOEPEL electronics JTAG/Boundary Scan 14
  15. 15. Thank you for your attention • For further information, please: • Visit our website at www.goepelusa.com • Call us at 1-888-4GOEPEL • Email us at sales@goepelusa.com© 2012 GOEPEL electronics JTAG/Boundary Scan 15

×