Example my hdl
Upcoming SlideShare
Loading in...5
×
 

Example my hdl

on

  • 1,057 views

example code for MyHDL

example code for MyHDL

Statistics

Views

Total Views
1,057
Views on SlideShare
359
Embed Views
698

Actions

Likes
0
Downloads
4
Comments
0

16 Embeds 698

http://funningboy.blogspot.tw 432
http://funningboy.blogspot.com 210
http://funningboy.blogspot.de 16
http://funningboy.blogspot.in 9
http://funningboy.blogspot.hk 5
http://funningboy.blogspot.com.au 4
http://funningboy.blogspot.co.uk 4
http://funningboy.blogspot.kr 4
http://funningboy.blogspot.be 4
http://funningboy.blogspot.sg 3
http://funningboy.blogspot.ae 2
http://funningboy.blogspot.ca 1
http://funningboy.blogspot.com.es 1
http://funningboy.blogspot.co.at 1
http://funningboy.blogspot.com.ar 1
http://funningboy.blogspot.se 1
More...

Accessibility

Categories

Upload Details

Uploaded via as Adobe PDF

Usage Rights

© All Rights Reserved

Report content

Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
  • Full Name Full Name Comment goes here.
    Are you sure you want to
    Your message goes here
    Processing…
Post Comment
Edit your comment

    Example my hdl Example my hdl Presentation Transcript

    • MyHDL SeanChen 2013/02/2113年2月18日星期⼀一
    • • What’s Hardware?, What’s Software? What’s Hardware Simulation language?13年2月18日星期⼀一
    • 13年2月18日星期⼀一
    • • tool chain • ARM, X86(instruction set) • hardware architecture • pipeline deep, ALUS, cache level, • IF,DEC,OP,MEM(L/S),Cache(h/m) • Python CPython bytecode • >>> dis.dis(myfunc) • GCC for c/c++, PyObject • % gcc -Wall -g -save-temps -lpython2.7 • llvm13年2月18日星期⼀一
    • • which one is better? • short bytecode • Multi Instructions load (hardware Support ex: GPU(DSP)) • e=a+b, f=c+d • add %e %f, %a %b %c %d13年2月18日星期⼀一
    • How to define Hardware?13年2月18日星期⼀一
    • a b + c • one ALU + d • a+b+c+d 確保公司能確實履行協議 • 3 cycles + • ex: • test_myhdl/example/serial_1_alu.py13年2月18日星期⼀一
    • a b c d + + • two ALUs 確保公司能確實履行協議 • (a+b)+(c+d) + • two cycles • ex: • test_myhdl/example/pipe_2x1_alu.py13年2月18日星期⼀一
    • • If your IP is already? what will you do in the next steps?13年2月18日星期⼀一
    • • pre silicon • unittest • test sequences • function • top test • raw performance(coverage) • application test • regression(Jenkins)13年2月18日星期⼀一
    • • git https://github.com/funningboy/ example_MyHDL13年2月18日星期⼀一