State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp


Published on

State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp.
Moderated by: Dave Orecchio, CEO Gaterocket.
For more details visit or

Published in: Technology
  • Be the first to comment

  • Be the first to like this

No Downloads
Total views
On SlideShare
From Embeds
Number of Embeds
Embeds 0
No embeds

No notes for slide
  • Presentation Title
  • FPGAs are growing in complexity at an alarming rate and are now the primary drivers for new process technologies. Today’s FPGAs contain the equivalent logic capacity of a 5 million gate ASIC design plus 30Mb RAM and various IP such as Gigabit I/O, DSP blocks and microprocessors. With this complexity comes new problems for the designer in reaching timing goals quickly and accurately. The physical interconnect (routing) of the FPGA dominates the overall percentage of delay in the circuit. Tools and methodologies have started to appear to address this, but more is needed. Power in FPGAs is also an increasing problem. While big FPGAs are not likely to be the choice for battery-powered applications, the large amounts of FPGA logic along with the routing to support it consumes increasing amounts of power and produce heat. Area optimizations and better utilization of local routing resources improves power On-chip microprocessors and other IP introduces complexity and additional special requirements. A software development environment to support processor-based FPGAs is needed. Xilinx offers Embedded Design Kit (EDK) and Altera offers System Builder for processor-based FPGA design. For verification, Real-time stimulus needed to test functionality Networking, Video/Audio, Processors Classic debug methodologies are failing Iterations in the lab extremely time consuming Too complex to debug with probes & educated guesses False errors more common with gate level debug tools More equivalence checking Faster than simulation Guarantees logical equivalence
  • State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp

    1. 1. State of FPGA: Current & Future <ul><li>Agenda: </li></ul><ul><li>Introduce panelists </li></ul><ul><li>Panelists position on FPGAs current & future </li></ul><ul><li>Q&A </li></ul>© – World’s 1 st FPGA Portal
    2. 2. Dave Orecchio <ul><li>President & CEO </li></ul><ul><li>Dave is President and CEO of GateRocket, Inc. He has 28 years of semiconductor industry experience with a focus on ASIC and FPGA design and development.  Prior to GateRocket, Dave held executive positions in marketing, sales and general management at LTX, Viewlogic Systems, Synopsys, Innoveda, Parametric Technologies and DAFCA. </li></ul>
    3. 3. Mark Gustlin’s Biography <ul><li>Principal Engineer in the Routing business unit at Cisco Systems. </li></ul><ul><li>Mark is responsible for the definition and development of high end routers at Cisco. He is an active participant in the IEEE and the Interlaken interface community. Mark was one of the editors and active participants in the recently released 802.3ba standard (100GE and 40GE). Mark has over 20 years of experience in data and telecom system development. Mark holds a B.S. in Electrical Engineering from San Jose State University. </li></ul>© – World’s 1 st FPGA Portal
    4. 4. Gordon Hands’ Biography <ul><li>Director of Marketing for Lattice’s Low Density and Mixed Signal Solutions, </li></ul><ul><li>Gordon is participating in the definition of Lattice’s next-generation programmable device technologies. Gordon has been involved in the definition and launch of the LatticeECP/ECP2/ECP2M FPGA families, the LatticeXP/XP2 non-volatile FPGAs, the MachXO/XO2 family of programmable logic devices and the ultra low power 4000ZE CPLD family. Prior to joining Lattice, Hands worked in system design for four years. He has an M.B.A. from Arizona State University and a B.Eng. from the University of Birmingham, England. </li></ul>
    5. 5. Daniel Platzker’s Biography <ul><li>FPGA Synthesis Product Line Director </li></ul><ul><li>Daniel started his career as a hardware engineer developing state-of-the-art hardware modeling systems at Daisy Systems, a pioneering EDA company in the 1980’s. He moved on to technical and management positions with responsibility over EDA tools for programmable devices, and for Daisy’s proprietary hardware behavioral language. In the years between Daisy and joining Mentor Graphics, Platzker gained extensive experience in the management of high tech companies, including being the founder and CEO of Tegrity, an e-learning company. Over the last 20 years, Platzker has held executive positions in marketing, engineering, sales and operations in several high-tech organizations, including the Israeli Department of Defense, Daisy, Tegrity, Castelle and BackWeb. Platzker holds patents in image processing applications and is a winner of the prestigious Israeli Prime Minister Award for product innovation. Platzker is a cum laude graduate of Technion's School of Electrical Engineering, Israel, and earned a master's degree in engineering management from Santa Clara University, CA. </li></ul>© – World’s 1 st FPGA Portal
    6. 6. Chris Eddington’s Biography <ul><li>Chris has over 20 years of experience in ASIC and FPGA design for communications and multimedia products. His previous role was Technical Marketing Director for high speed networking ICs at Mellanox Technologies and prior to that had various roles as leading IC design for VOIP processors, video conferencing ICs, and wireless communications systems. He holds a MS engineering degree from the University of Southern California and an undergraduate degree in Physics and Math from Principia College. </li></ul>Chris Eddington Product Marketing Director High-level Synthesis Products Synopsys, Inc
    7. 7. Umar Mughal’s Biography <ul><li>Senior Marketing Manager, Broadcast BU </li></ul><ul><li>Background: </li></ul><ul><ul><li>11+ years in the PLD industry </li></ul></ul><ul><ul><li>Recently Managed the Low Cost Products Marketing team at Altera </li></ul></ul><ul><ul><li>Prior to this he held a variety of roles in marketing and applications at Xilinx </li></ul></ul><ul><ul><li>Holds a BSEE from Purdue University </li></ul></ul>
    8. 8. Panelists Positions on FPGAs, Current & Future © – World’s 1 st FPGA Portal
    9. 9. Mark’s Position on FPGAs <ul><li>FPGAs have a bright future, but I have some concerns: </li></ul><ul><li>Soft error rates are troubling, mainly on the configuration SRAMs </li></ul><ul><li>Power densities of high end FPGAs coupled with low max junction temps are challenging </li></ul><ul><li>We need better tools for SerDes based FPGA designs </li></ul><ul><ul><li>Need better visibility into what is happening within a SerDes macro </li></ul></ul><ul><ul><li>Better ways to tune or sweep SerDes settings between devices </li></ul></ul><ul><li>What is the next SerDes speed, 10-12G becoming mainstream, is the next speed 25G? </li></ul><ul><ul><li>What distance can we achieve on chip to chip interfaces with 25G? </li></ul></ul><ul><ul><li>Is 25G going to be power efficient? </li></ul></ul>© – World’s 1 st FPGA Portal
    10. 10. Gordon’s position on FPGAs <ul><li>The industry is healthy and vibrant </li></ul><ul><ul><li>$4.8B in 2010 </li></ul></ul><ul><ul><li>$5.9B in 2014* </li></ul></ul><ul><li>Race to 1 million LUTs has stretched single architecture approach past breaking point </li></ul><ul><ul><li>New opportunities are emerging for power and cost optimization </li></ul></ul><ul><li>Mobile consumer emerging as significant market for PLDs </li></ul><ul><li>FPGAs continue to capture ASIC and ASSP applications </li></ul><ul><ul><li>Industry grappling with Microcontroller integration </li></ul></ul>* iSuppli Core Silicon Market Tracker Dec 2010
    11. 11. Daniel’s position on FPGAs <ul><li>The line between FPGA and ASIC is blurring </li></ul><ul><ul><li>Future: the line between HW and SW will also blur </li></ul></ul><ul><li>More players (Achronix, Tabula) </li></ul><ul><ul><li>Future: Expect to see more niche vendors </li></ul></ul><ul><li>EDA & FPGA vendor tools co-opetition </li></ul><ul><ul><li>Future: Both are important - will continue to co-exist </li></ul></ul><ul><li>FPGA vendor independence (V.I.) is important </li></ul><ul><ul><li>Future: More V.I. methodologies & higher abstraction levels </li></ul></ul><ul><li>Application-specific devices and tools </li></ul><ul><ul><li>Future: Greater demand for complete, industry-specific solutions </li></ul></ul>4th FPGA Camp - Mentor Graphics Panel Slides
    12. 12. Chris’s position on FPGAs <ul><li>FPGAs growing huge in capacity and complexity and design requirements can’t be met by RTL methodologies alone </li></ul><ul><ul><li>But you can’t ignore RTL tools – they remain critical to success </li></ul></ul><ul><li>Next generation FPGAs are basically System-on-Chip requiring more high-level and system-level design tool adoption </li></ul><ul><li>User will want/need more than ever: </li></ul><ul><ul><li>High quality IP </li></ul></ul><ul><ul><li>Improved RTL flows that include fast logic synthesis “modes”, hierarchical and incremental synthesis methodologies </li></ul></ul><ul><ul><li>Higher-level design flows including high-level synthesis, high-level IP, and system modeling </li></ul></ul>
    13. 13. Umar’s position on FPGAs <ul><li>FPGAs are a processing engine, similar to CPUs and DSPs in many ways. Their inherent programmability makes them a superb platform for customers who experience product architecture risk – which is nearly everyone. </li></ul><ul><li>Like other programmable processing engines, FPGAs have migrated to the heart of the system design in many applications. From there, they have the opportunity to integrate other, less strategic circuits, becoming the gravitational force for the future FPGA-based SOC. </li></ul>
    14. 14. Questions & Answers © – World’s 1 st FPGA Portal