Your SlideShare is downloading. ×
0
FPGA Pinout - how to define pins for FPGA
FPGA Pinout - how to define pins for FPGA
FPGA Pinout - how to define pins for FPGA
FPGA Pinout - how to define pins for FPGA
FPGA Pinout - how to define pins for FPGA
FPGA Pinout - how to define pins for FPGA
FPGA Pinout - how to define pins for FPGA
FPGA Pinout - how to define pins for FPGA
FPGA Pinout - how to define pins for FPGA
FPGA Pinout - how to define pins for FPGA
FPGA Pinout - how to define pins for FPGA
FPGA Pinout - how to define pins for FPGA
FPGA Pinout - how to define pins for FPGA
FPGA Pinout - how to define pins for FPGA
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×
Saving this for later? Get the SlideShare app to save on your phone or tablet. Read anywhere, anytime – even offline.
Text the download link to your phone
Standard text messaging rates apply

FPGA Pinout - how to define pins for FPGA

3,101

Published on

Every FPGA needs pinout or pin definition. This presentation goes in detail about how to go about them

Every FPGA needs pinout or pin definition. This presentation goes in detail about how to go about them

Published in: Technology, Design
0 Comments
1 Like
Statistics
Notes
  • Be the first to comment

No Downloads
Views
Total Views
3,101
On Slideshare
0
From Embeds
0
Number of Embeds
0
Actions
Shares
0
Downloads
113
Comments
0
Likes
1
Embeds 0
No embeds

Report content
Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
No notes for slide

Transcript

  • 1. FPGA Pinout How to pinout the FPGA for Success By FPGA Central © FPGACentral.com – World’s 1 st FPGA Portal
  • 2. Selecting The Right FPGA <ul><li>In this presentation we will review various factors that effect the device selection of a FPGA or CPLD in a project. </li></ul>© FPGACentral.com – World’s 1 st FPGA Portal
  • 3. Overview <ul><li>Selecting the right device is very important and can impact your overall success of the project, including: </li></ul><ul><ul><li>Technical feasibility </li></ul></ul><ul><ul><ul><li>A technical roadblock can jeopardize the entire project </li></ul></ul></ul><ul><ul><li>Schedule </li></ul></ul><ul><ul><li>Cost </li></ul></ul><ul><ul><ul><li>Design Cost (Time, Tools, IP) </li></ul></ul></ul><ul><ul><ul><li>Per device cost </li></ul></ul></ul><ul><li>It is important to look at these much before the design starts. </li></ul>© FPGACentral.com – World’s 1 st FPGA Portal
  • 4. Know what you want <ul><li>What external interfaces you need ? </li></ul><ul><ul><li>PCIe, I2C, SPI4.2, Interlaken etc </li></ul></ul><ul><li>How many pins do you need ? </li></ul><ul><ul><li>Single ended, Differential, Serdes </li></ul></ul><ul><li>What IO standards are required ? </li></ul><ul><ul><li>LVCMOS 2.5V, HSTL I, LVDS etc </li></ul></ul><ul><li>What functionality you want to achieve ? </li></ul><ul><li>What frequency you need to run the design? </li></ul>© FPGACentral.com – World’s 1 st FPGA Portal
  • 5. Specify The Requirements <ul><li>Group the requirements into the following: </li></ul><ul><ul><li># of LUTs/LE , FF, DSP Block, RAM bits </li></ul></ul><ul><ul><li># of IOs for each voltage level </li></ul></ul><ul><ul><ul><li>3.3v, 2.5v, 1.8v etc </li></ul></ul></ul><ul><ul><li># of Clock pins, PLL/DLL/DCM , Clock Buffers (regional or global) required </li></ul></ul><ul><ul><li>Hard macro requirements </li></ul></ul><ul><ul><ul><li>Hard macros like PCIe, Ethernet MAC, Serdes, Processors etc are getting popular. Find out if you require to use any of these (separate must from nice to have) </li></ul></ul></ul>© FPGACentral.com – World’s 1 st FPGA Portal
  • 6. Know The Vendors <ul><li>Xilinx, Altera, Lattice, Actel are few major FPGA vendors with Xilinx & Altera having 85% of the market share </li></ul><ul><li>Many other vendors including startups like SiliconBlue should not be ignored </li></ul><ul><li>A complete list of various FPGA vendors can be found at </li></ul><ul><ul><li>http://www.fpgacentral.com/vendor/directory?filter0=3 </li></ul></ul>© FPGACentral.com – World’s 1 st FPGA Portal
  • 7. Know The Devices <ul><li>Spend time to learn about the vendor devices. </li></ul><ul><li>FPGA vendors usually provide a Device Product Table which provides the capability of each device that they offer. Usually: </li></ul><ul><ul><li># of LUT/LEs, FF, Serdes, User IO, RAM bits </li></ul></ul><ul><ul><li>Package types & Size </li></ul></ul><ul><li>It is recommended to go with the latest released product (As it will be supported longest) </li></ul>© FPGACentral.com – World’s 1 st FPGA Portal
  • 8. Device Product Table <ul><li>Some of these tables are located at </li></ul><ul><ul><li>http://www.xilinx.com/publications/prod_mktg/Virtex6_Product_Table.pdf </li></ul></ul><ul><ul><li>http://www.altera.com/products/devices/stratix-fpgas/stratix-iv/overview/stxiv-overview.html </li></ul></ul><ul><ul><li>http://www.latticesemi.com/products/fpga/ecp3/index.cfm </li></ul></ul>© FPGACentral.com – World’s 1 st FPGA Portal FPGA Central offers FREE service to help you in selecting a device. If you would like support in selecting the right FPGA contact us via http://www.fpgacentral.com/find
  • 9. Isolate Devices <ul><li>Based on the requirements gathered, isolate anywhere between 2 to 4 devices </li></ul><ul><li>Quick tips: </li></ul><ul><ul><li>Keep room for future expansion (aka feature crap), bug fixes </li></ul></ul><ul><ul><li>Keep the utilization under 80%. Having a full FPGA makes meeting timing much more challenging </li></ul></ul>© FPGACentral.com – World’s 1 st FPGA Portal
  • 10. Compare Devices… 1 <ul><li>Once you have isolated few devices, compare them based on: </li></ul><ul><ul><li>Resource utilization (LE, FF, RAM, IO, hard Macro etc) </li></ul></ul><ul><ul><li># of IO banks available vs # of various voltage level required </li></ul></ul><ul><ul><li>Frequency of operation </li></ul></ul><ul><ul><li>Power </li></ul></ul><ul><ul><ul><li>vendors provide tools to measure power – usually excel tools </li></ul></ul></ul><ul><ul><li>Package size Vs Amount of space on the board </li></ul></ul>© FPGACentral.com – World’s 1 st FPGA Portal
  • 11. Compare Devices… 2 <ul><ul><li>Cost </li></ul></ul><ul><ul><ul><li>TIP: Cost varies based on speed grades and quantity so negotiate with the vendor </li></ul></ul></ul><ul><ul><li>IP available (either via FPGA vendor or 3 rd party) and the cost associated </li></ul></ul><ul><ul><ul><li>Using pre-validated IPs makes the design time shorter and reduces risks/un-know in the design </li></ul></ul></ul><ul><li>TIP </li></ul><ul><ul><li>Ask for characterization data for critical interfaces and IPs. </li></ul></ul>© FPGACentral.com – World’s 1 st FPGA Portal
  • 12. Select Device <ul><li>Now you should be able to choose a device based on above criteria. Some times you will have a clear winner over the other. But many times you would find more then one solution which is best for you. In those cases, choose the device and vendor which you are most comfortable with. </li></ul>© FPGACentral.com – World’s 1 st FPGA Portal
  • 13. Further considerations <ul><li>You should also consider the following criteria: </li></ul><ul><ul><li>Support (Silicon & IP) </li></ul></ul><ul><ul><li>EDA Tools support </li></ul></ul><ul><ul><li>Configuration PROM and programming times </li></ul></ul><ul><ul><li>Option to migrate to smaller or bigger die (in case you need less logic or more). </li></ul></ul><ul><ul><li>ECC or Parity protection on RAMs </li></ul></ul><ul><ul><li>SEU – Single Event Upset (Defines MTBF) </li></ul></ul><ul><ul><li>Number of power supply required (usually multiple) </li></ul></ul><ul><ul><li>What devices/IP your team have worked on in the past </li></ul></ul>© FPGACentral.com – World’s 1 st FPGA Portal
  • 14. Thank You & Good Luck Choosing the Device Go to www.fpgacentral.com/find to get FREE help Selecting the right Device/ IP

×