AT89 S52

2,744 views
2,653 views

Published on

Embedded systems

Published in: Education, Technology, Business
0 Comments
3 Likes
Statistics
Notes
  • Be the first to comment

No Downloads
Views
Total views
2,744
On SlideShare
0
From Embeds
0
Number of Embeds
0
Actions
Shares
0
Downloads
187
Comments
0
Likes
3
Embeds 0
No embeds

No notes for slide

AT89 S52

  1. 1. 2.1 AT89S522.2.1 A BRIEF HISTORY OF 8051 In 1981, Intel Corporation introduced an 8 bit microcontroller called 8051. Thismicrocontroller had 128 bytes of RAM, 4K bytes of chip ROM, two timers, one serial port, andfour ports all on a single chip. At the time it was also referred as “A SYSTEM ON A CHIP”AT89S52:The AT89S52 is a low-power, high-performance CMOS 8-bit microcontroller with 8K bytes ofin-system programmable Flash memory. The device is manufactured using Atmel’s high-densitynonvolatile memory technology and is compatible with the industry-standard 80C51 instructionset and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system orby a conventional nonvolatile memory pro-grammer. By combining a versatile 8-bit CPU within-system programmable Flash on a monolithic chip, the Atmel AT89S52 is a powerfulmicrocontroller, which provides a highly flexible and cost-effective solution to many, embeddedcontrol applications. The AT89S52 provides the following standard features: 8K bytes of Flash,256 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, three 16-bit timer/counters,a six-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, andclock circuitry. In addition, the AT89S52 is designed with static logic for operation down to zerofrequency and supports two software selectable power saving modes. The Idle Mode stops theCPU while allowing the RAM, timer/counters, serial port, and interrupt system to continuefunctioning. The Power-down mode saves the RAM con-tents but freezes the oscillator,disabling all other chip functions until the next interrupt
  2. 2. • 8031 has 128 bytes of RAM, two timers and 6 interrupts. • 8051 has 4K ROM, 128 bytes of RAM, two timers and 6 interrupts. • 8052 has 8K ROM, 256 bytes of RAM, three timers and 8 interrupts. Of the three microcontrollers, 8051 is the most preferable. Microcontroller supports bothserial and parallel communication. In the concerned project 8052 microcontroller is used. Here microcontroller used isAT89S52, which is manufactured by ATMEL laboratories. The 8051 is the name of a big family of microcontrollers. The device which we are goingto use along this tutorial is the AT89S52 which is a typical 8051 microcontroller manufacturedby Atmel™. Note that this part doesnt aim to explain the functioning of the differentcomponents of a 89S52 microcontroller, but rather to give you a general idea of the organizationof the chip and the available features, which shall be explained in detail along this tutorial.The block diagram provided by Atmel™ in their datasheet showing the architecture the 89S52device can seem very complicated, and since we are going to use the C high level language to
  3. 3. program it, a simpler architecture can be represented as the figure 1.2.A.This figures shows the main features and components that the designer can interact with. Youcan notice that the 89S52 has 4 different ports, each one having 8 Input/output lines providing atotal of 32 I/O lines. Those ports can be used to output DATA and orders do other devices, or toread the state of a sensor, or a switch. Most of the ports of the 89S52 have dual functionmeaning that they can be used for two different functions: the fist one is to perform input/outputoperations and the second one is used to implement special features of the microcontroller likecounting external pulses, interrupting the execution of the program according to external events,performing serial data transfer or connecting the chip to a computer to update the software.NECESSITY OF MICROCONTROLLERS: Microprocessors brought the concept of programmable devices and made manyapplications of intelligent equipment. Most applications, which do not need large amount of dataand program memory, tended to be costly. The microprocessor system had to satisfy the data and program requirements so,sufficient RAM and ROM are used to satisfy most applications .The peripheral controlequipment also had to be satisfied. Therefore, almost all-peripheral chips were used in thedesign. Because of these additional peripherals cost will be comparatively high. An example:8085 chip needs: An Address latch for separating address from multiplex address and data.32-KB RAM and32-KB ROM to be able to satisfy most applications. As also Timer / Counter, Parallelprogrammable port, Serial port, and Interrupt controller are needed for its efficient applications. In comparison a typical Micro controller 8051 chip has all that the 8051 board has excepta reduced memory as follows.4K bytes of ROM as compared to 32-KB, 128 Bytes of RAM as compared to 32-KB. Bulky:
  4. 4. On comparing a board full of chips (Microprocessors) with one chip with all componentsin it (Microcontroller).Debugging: Lots of Microprocessor circuitry and program to debug. In Micro controller there is noMicroprocessor circuitry to debug.Slower Development time: As we have observed Microprocessors need a lot of debugging atboard level and at program level, where as, Micro controller do not have the excessive circuitryand the built-in peripheral chips are easier to program for operation. So peripheral devices like Timer/Counter, Parallel programmable port, SerialCommunication Port, Interrupt controller and so on, which were most often used were integratedwith the Microprocessor to present the Micro controller .RAM and ROM also were integrated inthe same chip. The ROM size was anything from 256 bytes to 32Kb or more. RAM wasoptimized to minimum of 64 bytes to 256 bytes or more.Microprocessor has following instructions to perform:1. Reading instructions or data from program memory ROM.2. Interpreting the instruction and executing it.3. Microprocessor Program is a collection of instructions stored in a Nonvolatile memory.4. Read Data from I/O device5. Process the input read, as per the instructions read in program memory.6. Read or write data to Data memory.7. Write data to I/O device and output the result of processing to O/P device.2.1.2 Introduction to AT89S52 The system requirements and control specifications clearly rule out the use of 16, 32 or 64bit micro controllers or microprocessors. Systems using these may be earlier to implement due tolarge number of internal features. They are also faster and more reliable but, the aboveapplication is satisfactorily served by 8-bit micro controller. Using an inexpensive 8-bitMicrocontroller will doom the 32-bit product failure in any competitive market place. Coming tothe question of why to use 89S52 of all the 8-bit Microcontroller available in the market the main
  5. 5. answer would be because it has 8kB Flash and 256 bytes of data RAM32 I/O lines, three 16-bittimer/counters, a Eight-vector two-level interrupt architecture, a full duplex serial port, on-chiposcillator, and clock circuitry. In addition, the AT89S52 is designed with static logic for operation down to zerofrequency and supports two software selectable power saving modes. The Idle Mode stops theCPU while allowing the RAM, timer/counters, serial port, and interrupt system to continuefunctioning. The Power Down Mode saves the RAM contents but freezes the oscillator, disablingall other chip functions until the next hardware reset. The Flash program memory supports bothparallel programming and in Serial In-System Programming (ISP). The 89S52 is also In-Application Programmable (IAP), allowing the Flash program memory to be reconfigured evenwhile the application is running. By combining a versatile 8-bit CPU with Flash on a monolithic chip, the Atmel AT89S52 isa powerful microcomputer which provides a highly flexible and cost effective solution to manyembedded control applications.2.1.3 FEATURESCompatible with MCS-51 Products8K Bytes of In-System Reprogrammable Flash MemoryFully Static Operation: 0 Hz to 33 MHzThree-level Program Memory Lock256 x 8-bit Internal RAM32 Programmable I/O LinesThree 16-bit Timer/CountersEight Interrupt SourcesProgrammable Serial ChannelLow-power Idle and Power-down Modes4.0V to 5.5V Operating RangeFull Duplex UART Serial ChannelInterrupt Recovery from Power-down ModeWatchdog Timer
  6. 6. Dual Data PointerPower-off FlagFast Programming TimeFlexible ISP Programming (Byte and Page Mode)2.1.4 PIN DIAGRAM FIG-2 PIN DIAGRAM OF 89S52 IC2.1.5 PIN DESCRIPTIONPin DescriptionVCC
  7. 7. Supply voltage.GNDGround.Port 0Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eightTTL inputs. When 1s are written to port 0 pins, the pins can be used as highimpedanceinputs.Port 0 can also be configured to be the multiplexed loworder address/data bus duringaccesses to external program and data memory. In this mode, P0 has internal pullups. Port 0 alsoreceives the code bytes during Flash programming and outputs the code bytes during programverification.External pullups are required during program verification.Port 1Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers cansink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by theinternal pullups and can be used as inputs. As inputs,Port 1 pins that are externally being pulledlow will source current (IIL) because of the internal pullups. In addition, P1.0 and P1.1 can beconfigured to be the timer/counter 2 external count input (P1.0/T2) and the timer/counter 2trigger input (P1.1/T2EX), respectively, as shown in the following table. Port 1 also receives thelow-order address bytes during Flash programming and verification.Port 2Port 2 is an 8-bit bidirectional I/O port with internal pullups.The Port 2 output buffers cansink/source four TTL inputs.When 1s are written to Port 2 pins, they are pulled high bythe internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally beingpulled low will source current (IIL) because of the internal pullups. Port 2 emits the high-orderaddress byte during fetches from external program memory and during accesses to external data
  8. 8. memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses stronginternal pull-ups when emitting 1s. During accesses to external data memory that use 8-bitaddresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register. Port 2also receives the high-order address bits and some control signals during Flash programming andverification.Port 3Port 3 is an 8-bit bidirectional I/O port with internal pullups.The Port 3 output buffers cansink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by theinternal pullups and can be used as inputs. As inputs, Port 3 pins that are externally being pulledlow will source current (IIL) because of the pullups. Port 3 also serves the functions of variousspecial features of the AT89S52, as shown in the following table. Port 3 also receives somecontrol signals for Flash programming and verification.RSTReset input. A high on this pin for two machine cycles while the oscillator is running resets thedevice. This pin drives High for 96 oscillator periods after the Watchdog times out. The DISRTObit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bitDISRTO, the RESET HIGH out feature is enabled. ALE/PROG Address Latch Enable (ALE) isan output pulse for latching the low byte of the address during accesses to external memory. Thispin is also the program pulse input (PROG) during Flash programming. In normal operation,ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for externaltiming or clocking purposes. Note, however, that one ALE pulse is skipped during each access toexternal data memory. If desired, ALE operation can be disabled by setting bit 0 of SFR location8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the
  9. 9. pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is inexternal execution mode.PSENProgram Store Enable (PSEN) is the read strobe to external program memory. When theAT89S52 is executing code from external program memory, PSEN is activated twice eachmachine cycle, except that two PSEN activations are skipped during each access to external datamemory.EA/VPPExternal Access Enable. EA must be strapped to GND in order to enable the device to fetch codefrom external program memory locations starting at 0000H up to FFFFH. Note, however, that iflock bit 1 is programmed, EA will be internally latched on reset. EA should be strapped to VCCfor internal program executions. This pin also receives the 12-volt programming enable voltage(VPP) during Flash programming.XTAL1Input to the inverting oscillator amplifier and input to theinternal clock operating circuit.XTAL2 Output from the inverting oscillator amplifier.
  10. 10. FIG-3 Functional block diagram of micro controllerThe 8052 Oscillator and Clock: The heart of the 8051 circuitry that generates the clock pulses by which all theinternal all internal operations are synchronized. Pins XTAL1 And XTAL2 is provided forconnecting a resonant network to form an oscillator. Typically a quartz crystal and capacitors areemployed. The crystal frequency is the basic internal clock frequency of the microcontroller. Themanufacturers make 8051 designs that run at specific minimum and maximum frequenciestypically 1 to 16 MHz.
  11. 11. Fig-4 Oscillator and timing circuitMEMORIESTypes of memory: The 8052 have three general types of memory. They are on-chip memory, external Codememory and external Ram. On-Chip memory refers to physically existing memory on the microcontroller itself. External code memory is the code memory that resides off chip. This is often inthe form of an external EPROM. External RAM is the Ram that resides off chip. This often is inthe form of standard static RAM or flash RAM.
  12. 12. a) Code memory Code memory is the memory that holds the actual 8052 programs that is to be run. Thismemory is limited to 64K. Code memory may be found on-chip or off-chip. It is possible to have8K of code memory on-chip and 60K off chip memory simultaneously. If only off-chip memoryis available then there can be 64K of off chip ROM. This is controlled by pin provided as EAb) Internal RAM The 8052 have a bank of 256 bytes of internal RAM. The internal RAM is found on-chip.So it is the fastest Ram available. And also it is most flexible in terms of reading and writing.Internal Ram is volatile, so when 8051 is reset, this memory is cleared. 256 bytes of internalmemory are subdivided. The first 32 bytes are divided into 4 register banks. Each bank contains8 registers. Internal RAM also contains 256 bits, which are addressed from 20h to 2Fh. Thesebits are bit addressed i.e. each individual bit of a byte can be addressed by the user. They arenumbered 00h to FFh. The user may make use of these variables with commands such as SETBand CLR.Special Function registered memory: Special function registers are the areas of memory that control specific functionality ofthe 8052 micro controller.a) Accumulator (0E0h) As its name suggests, it is used to accumulate the results of large no of instructions. It canhold 8 bit values.b) B registers (0F0h) The B register is very similar to accumulator. It may hold 8-bit value. The b register isonly used by MUL AB and DIV AB instructions. In MUL AB the higher byte of the product getsstored in B register. In div AB the quotient gets stored in B with the remainder in A.
  13. 13. c) Stack pointer (81h) The stack pointer holds 8-bit value. This is used to indicate where thenext value to be removed from the stack should be taken from. When a value is to be pushedonto the stack, the 8052 first store the value of SP and then store the value at the resultingmemory location. When a value is to be popped from the stack, the 8052 returns the value fromthe memory location indicated by SP and then decrements the value of SP.d) Data pointer The SFRs DPL and DPH work together work together to represent a 16-bit value calledthe data pointer. The data pointer is used in operations regarding external RAM and someinstructions code memory. It is a 16-bit SFR and also an addressable SFR.e) Program counter The program counter is a 16 bit register, which contains the 2 byte address, which tellsthe 8052 where the next instruction to execute to be found in memory. When the 8052 isinitialized PC starts at 0000h. And is incremented each time an instruction is executes. It is notaddressable SFR.f) PCON (power control, 87h) The power control SFR is used to control the 8051’s power control modes. Certainoperation modes of the 8051 allow the 8051 to go into a type of “sleep mode” which consumesmuch lee power.g) TCON (timer control, 88h)
  14. 14. The timer control SFR is used to configure and modify the way in which the 8051’s twotimers operate. This SFR controls whether each of the two timers is running or stopped andcontains a flag to indicate that each timer has overflowed. Additionally, some non-timer relatedbits are located in TCON SFR. These bits are used to configure the way in which the externalinterrupt flags are activated, which are set when an external interrupt occurs.h) TMOD (Timer Mode, 89h) The timer mode SFR is used to configure the mode of operation of each of the twotimers. Using this SFR your program may configure each timer to be a 16-bit timer, or 13 bittimer, 8-bit auto reload timer, or two separate timers. Additionally you may configure the timersto only count when an external pin is activated or to count “events” that are indicated on anexternal pin. i) TO (Timer 0 low/high, address 8A/8C h) These two SFRs taken together represent timer 0. Their exact behavior depends on howthe timer is configured in the TMOD SFR; however, these timers always count up. What isconfigurable is how and when they increment in value.j) T1 (Timer 1 Low/High, address 8B/ 8D h)
  15. 15. These two SFRs, taken together, represent timer 1. Their exact behavior depends on howthe timer is configured in the TMOD SFR; however, these timers always count up..k) P0 (Port 0, address 90h, bit addressable) This is port 0 latch. Each bit of this SFR corresponds to one of the pins on a microcontroller. Any data to be outputted to port 0 is first written on P0 register. For e.g., bit 0 of port0 is pin P0.0, bit 7 is pin p0.7. Writing a value of 1 to a bit of this SFR will send a high level onthe corresponding I/O pin whereas a value of 0 will bring it to low level.l) P1 (port 1, address 90h, bit addressable) This is port latch1. Each bit of this SFR corresponds to one of the pins on a microcontroller. Any data to be outputted to port 0 is first written on P0 register. For e.g., bit 0 of port0 is pin P1.0, bit 7 is pin P1.7. Writing a value of 1 to a bit of this SFR will send a high level onthe corresponding I/O pin whereas a value of 0 will bring it to low levelm) P2 (port 2, address 0A0h, bit addressable): This is a port latch2. Each bit of this SFR corresponds to one of the pins on a microcontroller. Any data to be outputted to port 0 is first written on P0 register. For e.g., bit 0 of port0 is pin P2.0, bit 7 is pin P2.7. Writing a value of 1 to a bit of this SFR will send a high level onthe corresponding I/O pin whereas a value of 0 will bring it to low level.n) P3 (port 3, address B0h, bit addressable) : This is a port latch3. Each bit of this SFR corresponds to one of the pins on a microcontroller. Any data to be outputted to port 0 is first written on P0 register. For e.g., bit 0 of port0 is pin P3.0, bit 7 is pin P3.7. Writing a value of 1 to a bit of this SFR will send a high level onthe corresponding I/O pin whereas a value of 0 will bring it to low level.o) IE (interrupt enable, 0A8h):
  16. 16. The Interrupt Enable SFR is used to enable and disable specific interrupts. The low 7 bitsof the SFR are used to enable/disable the specific interrupts, where the MSB bit is used to enableor disable all the interrupts. Thus, if the high bit of IE is 0 all interrupts are disabled regardless ofwhether an individual interrupt is enabled by setting a lower bit.p) IP (Interrupt Priority, 0B8h) The interrupt priority SFR is used to specify the relative priority of each interrupt. On8051, an interrupt maybe either low or high priority. An interrupt may interrupt interrupts. Fore.g., if we configure all interrupts as low priority other than serial interrupt. The serial interruptalways interrupts the system, even if another interrupt is currently executing. However, if a serialinterrupt is executing no other interrupt will be able to interrupt the serial interrupt routine sincethe serial interrupt routine has the highest priority.q) PSW (Program Status Word, 0D0h) The program Status Word is used to store a number of important bits that are set andcleared by 8052 instructions. The PSW SFR contains the carry flag, the auxiliary carry flag, theparity flag and the overflow flag. Additionally, it also contains the register bank select flags,which are used to select, which of the “R” register banks currently in use.r) SBUF (Serial Buffer, 99h) SBUF is used to hold data in serial communication. It is physically two registers. One iswriting only and is used to hold data to be transmitted out of 8052 via TXD. The other is readonly and holds received data from external sources via RXD. Both mutually exclusive registersuse address 99h.

×