SC28C94: Quad Universal Asynchronous Receiver/Transmitter (QUART) <ul><li>Source: NXP  </li></ul>
Introduction <ul><li>Purpose </li></ul><ul><ul><li>This training module introduces 28C94 quad universal asynchronous recei...
UART Overview <ul><li>A Universal Asynchronous Receiver and Transmitter (UART) is used for serial communications – usually...
SC28C94 Quad UART (QUART) <ul><li>Four Philips Semiconductors industry-standard UARTs </li></ul><ul><li>Eight byte receive...
Block Diagram Bus Buffer Timing Channel C Channel D I/O port Control Counter /Timer X2 X1/CLK D0-D7 Internal Bus DUART CD ...
Operation Control Block <ul><li>The operation control logic receives operation commands from the CPU and generates appropr...
Timing Block <ul><li>The timing block consists of </li></ul><ul><ul><li>a crystal oscillator </li></ul></ul><ul><ul><ul><l...
Interrupt Arbitration <ul><li>The QUART contains eighteen sources which may cause an interrupt: </li></ul><ul><ul><li>Four...
Channel Blocks <ul><li>Transmitter </li></ul><ul><ul><li>It accepts parallel data from the CPU and converts it to a serial...
Wake-Up Mode <ul><li>The QUART incorporates a special mode which provides automatic “wake up” of a receiver through addres...
Interface to Its Controlling Processor <ul><li>The Asynchronous Interface </li></ul><ul><ul><li>In this mode all of the in...
UART in GPS Navigation System
UART to Bluetooth Interfacing
Additional Resource <ul><li>For ordering SC28C94 QUART, please click the part list or </li></ul><ul><li>Call our sales hot...
Upcoming SlideShare
Loading in …5
×

SC28C94: Quad Universal Asynchronous Receiver/Transmitter (QUART)

1,436 views
1,334 views

Published on

This training module introduces 28C94 quad universal asynchronous receiver/transmitter, its internal operation, and applications.

Published in: Technology, Design
0 Comments
1 Like
Statistics
Notes
  • Be the first to comment

No Downloads
Views
Total views
1,436
On SlideShare
0
From Embeds
0
Number of Embeds
2
Actions
Shares
0
Downloads
0
Comments
0
Likes
1
Embeds 0
No embeds

No notes for slide

SC28C94: Quad Universal Asynchronous Receiver/Transmitter (QUART)

  1. 1. SC28C94: Quad Universal Asynchronous Receiver/Transmitter (QUART) <ul><li>Source: NXP </li></ul>
  2. 2. Introduction <ul><li>Purpose </li></ul><ul><ul><li>This training module introduces 28C94 quad universal asynchronous receiver/transmitter, its internal operation, and applications. </li></ul></ul><ul><li>Outline </li></ul><ul><ul><li>UART overview </li></ul></ul><ul><ul><li>SC28C94 overview </li></ul></ul><ul><ul><li>Block diagram </li></ul></ul><ul><ul><li>Internal operations </li></ul></ul><ul><ul><li>Applications </li></ul></ul><ul><li>Content </li></ul><ul><ul><li>14 pages </li></ul></ul>
  3. 3. UART Overview <ul><li>A Universal Asynchronous Receiver and Transmitter (UART) is used for serial communications – usually via a cable. </li></ul><ul><li>UARTs provide parallel-to-serial and serial-to-parallel data conversion for both the transmitter and receiver sections. </li></ul>CPU / MPU / MCU UART IC Receiver RxD Transmitter TxD RxD TxD Data bus (8 bit) Address bus CTRL bus
  4. 4. SC28C94 Quad UART (QUART) <ul><li>Four Philips Semiconductors industry-standard UARTs </li></ul><ul><li>Eight byte receive FIFO and eight byte transmit FIFO for each UART </li></ul><ul><li>Parity, framing, and overrun error detection </li></ul><ul><li>False start bit detection </li></ul><ul><li>Low overhead interrupt control </li></ul><ul><li>Programmable interrupt priorities </li></ul><ul><li>Selectable baud rate for the receiver and transmitter </li></ul><ul><li>Single +5V power supply with low power mode </li></ul><ul><li>1MHz 16x mode operation </li></ul><ul><li>Two multifunction programmable 16-bit counter/timers </li></ul>
  5. 5. Block Diagram Bus Buffer Timing Channel C Channel D I/O port Control Counter /Timer X2 X1/CLK D0-D7 Internal Bus DUART CD TxDC RxDC TxDD RxDD I/O[3:0]C I/O[3:0]D Interrupt Arbitration IACKN IRQN Operation Control RDN WRN CEN A0-A5 DACKN Channel A Channel B I/O port Control Counter /Timer TxDA RxDA TxDB RxDB I/O[3:0]A I/O[3:0]B DUART AB
  6. 6. Operation Control Block <ul><li>The operation control logic receives operation commands from the CPU and generates appropriate signals to internal sections to control device operation. </li></ul><ul><li>It contains </li></ul><ul><ul><li>address decoding </li></ul></ul><ul><ul><li>read and write circuits to permit communications with the microprocessor </li></ul></ul>Operation Control RDN WRN CEN A0-A5 DACKN Address Decode R/W Control Internal Bus Mode Register d (MR0d, MR1d, MR2d) Mode Register d (MR0d, MR1d, MR2d) 011000 Mode Register c (MR0c, MR1c, MR2c) Mode Register c (MR0c, MR1c, MR2c) 010000 Mode Register b (MR0b, MR1b, MR2b) Mode Register b (MR0b, MR1b, MR2b) 001000 Mode Register a (MR0a, MR1a, MR2a) Mode Register a (MR0a, MR1a, MR2a) 00000 Wrtie (WRN=Low) Read (RDN=Low) A5:0
  7. 7. Timing Block <ul><li>The timing block consists of </li></ul><ul><ul><li>a crystal oscillator </li></ul></ul><ul><ul><ul><li>operates directly from a 3.6864MHz crystal connected across the X1/CLK and X2 inputs </li></ul></ul></ul><ul><ul><li>a baud rate generator </li></ul></ul><ul><ul><ul><li>operates from the oscillator or external clock input </li></ul></ul></ul><ul><ul><ul><li>capable of generating 18 commonly used data communications baud rates ranging from 50 to 38.4K baud. </li></ul></ul></ul><ul><ul><li>power up/down logic </li></ul></ul>Timing X2 X1/CLK Crystal Oscillator Power Up/down Baud rate Generator Internal Bus
  8. 8. Interrupt Arbitration <ul><li>The QUART contains eighteen sources which may cause an interrupt: </li></ul><ul><ul><li>Four receiver data FIFO filled functions. </li></ul></ul><ul><ul><li>Four receiver BREAK detect functions. </li></ul></ul><ul><ul><li>Four transmitter FIFO space available functions. </li></ul></ul><ul><ul><li>Four “Change of State” detectors. </li></ul></ul><ul><ul><li>Two counter/timers. </li></ul></ul>Interrupt Arbitration IACKN IRQN Logic Global Registers Interrupt Control Internal Bus
  9. 9. Channel Blocks <ul><li>Transmitter </li></ul><ul><ul><li>It accepts parallel data from the CPU and converts it to a serial bit stream on the TxD output pin. </li></ul></ul><ul><li>Transmit FIFO (8 bytes) </li></ul><ul><ul><li>Data is loaded from the transmit shift register. </li></ul></ul><ul><li>Receiver </li></ul><ul><ul><li>It accepts serial data on the RxD pin, converts the serial input to parallel format. </li></ul></ul><ul><li>Receive FIFO (8 bytes) </li></ul><ul><ul><li>Data is loaded from the receive shift register. </li></ul></ul><ul><li>Input/Output control </li></ul><ul><ul><li>There are 16 multi-use pins; four for each UART. </li></ul></ul><ul><li>Counter/Timer </li></ul><ul><ul><li>Counter: time delay </li></ul></ul><ul><ul><li>Timer: square wave </li></ul></ul><ul><ul><li>Time out: monitors the time between received data. </li></ul></ul>
  10. 10. Wake-Up Mode <ul><li>The QUART incorporates a special mode which provides automatic “wake up” of a receiver through address frame recognition for multi-processor or multi-station communications. </li></ul><ul><ul><li>A ‘master’ station transmits an address character to the several ‘slave’ stations. </li></ul></ul><ul><ul><li>The receiver loads that character to the RxFIFO and set the RxRDY bit in the status register. </li></ul></ul><ul><ul><li>The local processor at the slave station will read the ‘address’ character just received. </li></ul></ul><ul><ul><li>If the address is matched the local processor will enable the local receiver and receive the following data characters. </li></ul></ul>
  11. 11. Interface to Its Controlling Processor <ul><li>The Asynchronous Interface </li></ul><ul><ul><li>In this mode all of the interface pins are usually used. </li></ul></ul><ul><ul><li>During a read of the QUART DACKN signals that valid data is on the data bus. </li></ul></ul><ul><ul><li>During a write to the QUART DACKN signals that data placed on the bus by the control processor has been written to the addressed register. </li></ul></ul><ul><li>The Synchronous Interface </li></ul><ul><ul><li>The synchronous mode usually will not use the IACKN and DACKN. </li></ul></ul>Processor SC28C94 CEN RDN WRN IACKN IRQN DACKN A0~A5 D0~D7
  12. 12. UART in GPS Navigation System
  13. 13. UART to Bluetooth Interfacing
  14. 14. Additional Resource <ul><li>For ordering SC28C94 QUART, please click the part list or </li></ul><ul><li>Call our sales hotline </li></ul><ul><li>For additional inquires contact our technical service hotline </li></ul><ul><li>For more product information go to </li></ul><ul><ul><li>http://www.nxp.com/#/pip/pip=[pip=SC28C94_3]|pp=[t=pip,i=SC28C94_3]| </li></ul></ul>

×