An Overview of LPC2101/02/03 <ul><li>Source: NXP </li></ul>
Introduction <ul><li>Purpose </li></ul><ul><ul><li>This   training   module   provides   an   overview   of   LPC2101/02/0...
General Description <ul><li>16/32bit ARM7TDMI-S microcontroller </li></ul><ul><li>Fast 70MHz Performance at 63 Dhrystone M...
Comparison Table  PLCC44, LPFP48 (2) I 2 C, (2) UARTs (1) SPI, (1) SPI/SSP 8ch / 10-bits 8KB 32KB LPC2103 PLCC44, LPFP48 (...
Applications <ul><li>•  Industrial control </li></ul><ul><li>•  Medical systems </li></ul><ul><li>•  Access control </li><...
Block Diagram
ARM7 Core <ul><li>The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high performance and very low po...
Memory Acceleration Module (MAM) <ul><li>It includes three 128-bit buffers called the Prefetch Buffer, the Branch Trail Bu...
Memory Organisation On-chip Flash program memory On-chip Static RAM
Watchdog Timer (WDT) •  Internally resets chip if not periodically reloaded. •  Supports Debug mode. •  Watchdog timer is ...
Real-Time Clock <ul><li>Measures   the   passage   of   time   to   maintain   a   calendar   and   clock </li></ul><ul><l...
I 2 C interfaces <ul><li>Standard I 2 C compliant bus interfaces may be configured as Master, Slave, or Master/Slave. </li...
Analog-to-Digital Converter (ADC) <ul><li>LPC2101/02/03  has a single 10-bit successive approximation ADC with eight chann...
Universal Asynchronous Receiver/Transmitter <ul><li>16 byte Receive and Transmit FIFOs. </li></ul><ul><li>Register locatio...
SPI Interface <ul><li>Single complete and independent SPI controller </li></ul><ul><li>Compliant with Serial Peripheral In...
16-bit Timers / External Event Counters <ul><li>Two 16-bit timer/counters with a programmable 16-bit prescaler. </li></ul>...
Flash Memory System and Programming <ul><li>Boot loader provides both In-System and In-Application programming interfaces ...
Embedded ICE Logic <ul><li>No target resources are required by the software debugger in order to start the debugging sessi...
Keil MCB2103 Evaluation Board <ul><li>This   board   consist   of   below   components: </li></ul><ul><li>NXP   LPC2103   ...
Additional Resource <ul><li>For ordering the LPC210x microcontrollers, please click the part list or </li></ul><ul><li>Cal...
Upcoming SlideShare
Loading in...5
×

An Overview of LPC2101/02/03

650

Published on

This training module provides an overview of LPC2101/02/03 microcontrollers, their key features, and applications.

Published in: Technology
0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total Views
650
On Slideshare
0
From Embeds
0
Number of Embeds
0
Actions
Shares
0
Downloads
2
Comments
0
Likes
0
Embeds 0
No embeds

No notes for slide

Transcript of "An Overview of LPC2101/02/03"

  1. 1. An Overview of LPC2101/02/03 <ul><li>Source: NXP </li></ul>
  2. 2. Introduction <ul><li>Purpose </li></ul><ul><ul><li>This training module provides an overview of LPC2101/02/03 microcontrollers, their key features, and applications. </li></ul></ul><ul><li>Outline </li></ul><ul><ul><li>Introduction </li></ul></ul><ul><ul><li>Selection guide </li></ul></ul><ul><ul><li>Applications </li></ul></ul><ul><ul><li>Block diagram </li></ul></ul><ul><ul><li>Key features </li></ul></ul><ul><li>Content </li></ul><ul><ul><li>20 pages </li></ul></ul>
  3. 3. General Description <ul><li>16/32bit ARM7TDMI-S microcontroller </li></ul><ul><li>Fast 70MHz Performance at 63 Dhrystone MIPs </li></ul><ul><li>FLASH Program Memory Size 8K x 8 </li></ul><ul><li>RAM Size 2K x 8 </li></ul><ul><li>32 Input/Output Port (GPIO) </li></ul><ul><li>10-bit A/D converters provides eight analog inputs </li></ul><ul><li>Two 32-bit timers/external event counters </li></ul><ul><li>Two 16-bit timers/external event counters </li></ul><ul><li>Low power Real-Time Clock (RTC) with dedicated 32 kHz clock input </li></ul><ul><li>Multiple serial interfaces including two UARTs (16C550) </li></ul><ul><li>Two Fast I2C-buses (400 kbit/s), SPI and SSP   </li></ul><ul><li>In-System Programming (ISP) and In-Application Programming (IAP) </li></ul><ul><li>Operating voltage range of 1.65 V to 1.95 V (1.8 V ± 0.15 V). </li></ul>
  4. 4. Comparison Table PLCC44, LPFP48 (2) I 2 C, (2) UARTs (1) SPI, (1) SPI/SSP 8ch / 10-bits 8KB 32KB LPC2103 PLCC44, LPFP48 (2) I 2 C, (2) UARTs (1) SPI, (1) SPI/SSP 8ch / 10-bits 4KB 16KB LPC2102 PLCC44, LPFP48 (2) I 2 C, (2) UARTs, (1) SPI, (1) SPI/SSP 8ch / 10-bits 2KB 8KB LPC2101 Packages Serial Interfaces ADC RAM Flash Product
  5. 5. Applications <ul><li>• Industrial control </li></ul><ul><li>• Medical systems </li></ul><ul><li>• Access control </li></ul><ul><li>• Point-of-sale </li></ul><ul><li>• Communication gateway </li></ul><ul><li>• Embedded soft modem </li></ul><ul><li>• General purpose applications </li></ul>
  6. 6. Block Diagram
  7. 7. ARM7 Core <ul><li>The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. </li></ul><ul><li>The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles. </li></ul><ul><li>ARM7TDMI-S employs Pipeline techniques to operate memory systems and all parts of the processing continuously. </li></ul><ul><li>The ARM7TDMI-S processor employs a THUMB architecture, which makes it ideally suited to high-volume applications with memory restrictions and code density. </li></ul><ul><li>ARM7TDMI-S processor has two instruction sets: </li></ul><ul><ul><li>The standard 32-bit ARM instruction set. </li></ul></ul><ul><ul><li>A 16-bit THUMB instruction set </li></ul></ul><ul><li>The particular flash implementation in the LPC2101/02/03 allows for full speed execution also in ARM mode. </li></ul>
  8. 8. Memory Acceleration Module (MAM) <ul><li>It includes three 128-bit buffers called the Prefetch Buffer, the Branch Trail Buffer and the Data Buffer </li></ul><ul><li>The Memory Accelerator Module is divided into several functional blocks: </li></ul><ul><ul><li>A Flash Address Latch and an incrementing function to form prefetch addresses </li></ul></ul><ul><ul><li>A 128-bit Prefetch Buffer and an associated Address latch and comparator </li></ul></ul><ul><ul><li>A 128-bit Branch Trail Buffer and an associated Address latch and comparator </li></ul></ul><ul><ul><li>A 128-bit Data Buffer and an associated Address latch and comparator </li></ul></ul><ul><ul><li>Control logic </li></ul></ul><ul><ul><li>Wait logic </li></ul></ul>
  9. 9. Memory Organisation On-chip Flash program memory On-chip Static RAM
  10. 10. Watchdog Timer (WDT) • Internally resets chip if not periodically reloaded. • Supports Debug mode. • Watchdog timer is enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled. • Incorrect/Incomplete feed sequence causes reset/interrupt if enabled. • Flag indicates watchdog reset. • Includes programmable 32-bit timer with internal pre-scaler. • Time period can be selected from (TPCLK x 256 x 4) to (TPCLK x 232 x 4) in multiples of TPCLK x 4.
  11. 11. Real-Time Clock <ul><li>Measures the passage of time to maintain a calendar and clock </li></ul><ul><li>Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day of Year </li></ul><ul><li>Dedicated power supply pin can be connected to a battery or to the main 3.3 V. </li></ul><ul><li>Can be used with dedicated 32 kHz oscillator or programmable prescaler from APB clock. </li></ul>
  12. 12. I 2 C interfaces <ul><li>Standard I 2 C compliant bus interfaces may be configured as Master, Slave, or Master/Slave. </li></ul><ul><li>Arbitration is handled between simultaneously transmitting masters without corruption of serial data on the bus. </li></ul><ul><li>Programmable clock allows adjustment of I2C transfer rates. </li></ul><ul><li>Data transfer is bidirectional between masters and slaves. </li></ul><ul><li>Serial clock synchronization allows devices with different bit rates to communicate via one serial bus. </li></ul><ul><li>Serial clock synchronization is used as a handshake mechanism to suspend and resume serial transfer. </li></ul><ul><li>I 2 C-bus can be used for test and diagnostic purposes </li></ul>
  13. 13. Analog-to-Digital Converter (ADC) <ul><li>LPC2101/02/03 has a single 10-bit successive approximation ADC with eight channels </li></ul><ul><li>Measurement range 0 V to VDD(3V3) (typically 3 V; not to exceed VDDA voltage level) </li></ul><ul><li>Each converter capable of performing more than 400,000 10-bit samples per second, 10 bit conversion time ≥ 2.44 μs </li></ul><ul><li>Burst conversion mode for single or multiple inputs </li></ul><ul><li>Optional conversion on transition on input pin or timer Match signal </li></ul><ul><li>Dedicated result register for every analog input to reduce interrupt overhead </li></ul>
  14. 14. Universal Asynchronous Receiver/Transmitter <ul><li>16 byte Receive and Transmit FIFOs. </li></ul><ul><li>Register locations conform to 16C550 industry standard. </li></ul><ul><li>Receiver FIFO trigger points at 1, 4, 8, and 14 bytes </li></ul><ul><li>Built-in fractional baud rate generator with autobauding capabilities </li></ul><ul><li>Transmission FIFO control enables implementation of software (XON/XOFF) flow control on both UARTs. </li></ul><ul><li>UART1 is equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS). </li></ul>
  15. 15. SPI Interface <ul><li>Single complete and independent SPI controller </li></ul><ul><li>Compliant with Serial Peripheral Interface (SPI) specification </li></ul><ul><li>Synchronous, serial, full duplex communication </li></ul><ul><li>Combined SPI master and slave </li></ul><ul><li>Maximum data bit rate of one eighth of the input clock rate </li></ul><ul><li>8 to 16 bits per transfer </li></ul>
  16. 16. 16-bit Timers / External Event Counters <ul><li>Two 16-bit timer/counters with a programmable 16-bit prescaler. </li></ul><ul><li>External event counter or timer operation. </li></ul><ul><li>Three 16-bit capture channels that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt. </li></ul><ul><li>Four 16-bit match registers that allow: </li></ul><ul><ul><li>– Continuous operation with optional interrupt generation on match. </li></ul></ul><ul><ul><li>– Stop timer on match with optional interrupt generation. </li></ul></ul><ul><ul><li>– Reset timer on match with optional interrupt generation. </li></ul></ul><ul><li>Four external outputs per timer/counter corresponding to match registers, with the following capabilities: </li></ul><ul><ul><li>– Set LOW on match. </li></ul></ul><ul><ul><li>– Set HIGH on match. </li></ul></ul><ul><ul><li>– Toggle on match. </li></ul></ul><ul><ul><li>– Do nothing on match. </li></ul></ul>
  17. 17. Flash Memory System and Programming <ul><li>Boot loader provides both In-System and In-Application programming interfaces for programming the on-chip flash memory </li></ul><ul><li>The boot loader controls initial operation after reset and also provides the means to accomplish programming of the flash memory. </li></ul><ul><li>This can be programming of a blank device, erasure and re-programming of device, programming of the flash memory by the application program in a running system. </li></ul><ul><li>In-System Programming: In-System programming (ISP) is programming or reprogramming the on-chip flash memory using the boot loader software and a serial port. This can be done when the part resides in the end-user board. </li></ul><ul><li>In Application Programming: In-Application (IAP) programming is performing erase and write operation on the on-chip flash memory, as directed by the end-user application code. </li></ul>
  18. 18. Embedded ICE Logic <ul><li>No target resources are required by the software debugger in order to start the debugging session. </li></ul><ul><li>The software debugger talks via a JTAG (Joint Test Action Group) port directly to the core. </li></ul><ul><li>Instructions are inserted directly in to the ARM7TDMI-S core. </li></ul><ul><li>The ARM7TDMI-S core or the System state can be examined, saved, or changed depending on the type of instruction inserted. </li></ul><ul><li>Instructions can be executed at a slow debug speed or at a fast system speed. </li></ul>
  19. 19. Keil MCB2103 Evaluation Board <ul><li>This board consist of below components: </li></ul><ul><li>NXP LPC2103 microcontroller </li></ul><ul><li>One serial interface </li></ul><ul><li>One JTAG interface </li></ul><ul><li>Analog input (via potentiometer) </li></ul><ul><li>Eight LEDs </li></ul><ul><li>Keil Evaluation Tools for ARM </li></ul>
  20. 20. Additional Resource <ul><li>For ordering the LPC210x microcontrollers, please click the part list or </li></ul><ul><li>Call our sales hotline </li></ul><ul><li>For additional inquires contact our technical service hotline </li></ul><ul><li>For more product information go to </li></ul><ul><ul><li>http://www.nxp.com/#/pip/pip=[pip=LPC2101_02_03_3,pfp=45994]|pp=[t=pip,i=LPC2101_02_03_3]| </li></ul></ul>

×