• Save
An Overview of Arm-9 32-bit MCU TMPA910 Series
Upcoming SlideShare
Loading in...5
×

Like this? Share it with your network

Share

An Overview of Arm-9 32-bit MCU TMPA910 Series

  • 861 views
Uploaded on

An Overview of Arm-9 32-bit MCU TMPA910 Series

An Overview of Arm-9 32-bit MCU TMPA910 Series

More in: Technology
  • Full Name Full Name Comment goes here.
    Are you sure you want to
    Your message goes here
    Be the first to comment
    Be the first to like this
No Downloads

Views

Total Views
861
On Slideshare
861
From Embeds
0
Number of Embeds
0

Actions

Shares
Downloads
0
Comments
0
Likes
0

Embeds 0

No embeds

Report content

Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
    No notes for slide

Transcript

  • 1. An Overview of Arm-9 32-bit MCU TMPA910 Series
    • Source: Toshiba-Components
  • 2. Introduction
    • Purpose
      • An Overview of Arm-9 32-bit MCU TMPA910 Series
    • Outline
      • Features, Block Diagram, Memory Map, J-Tag Interface,
      • Interfaces and other inbuilt resources.
      • Interrupt, Timers, WDT, I2C, SSP, LCD controller
      • CMOS Image Sensor Interface, I2S Sound interface,
      • Touch Screen Interface.
    • Content
      • 24 pages
  • 3. Features
    • STN/TFT color LCD controller
      • Supports 800x480 (max. 1024x1024)
      • 16-/24-bit color                            
    •   LCD Data Process Accelerator
      • Scaling function (expansion/reduction)
      • Filter function (bi-cubic convolution)
      • Image blending function (font blending)
    • CMOS Image Sensor I/F
    • Memory Controller
      • VCMOS SDR DDR SDRAM/SDRAM/NORFLASH :1.8V +/-0.1V
    • DMA Controller
    • NANDFLASH Controller
    • SD Host Controller 50MHz, 32GB
    • USB Device (High Speed, 480Mbps)
    • 2 ch. of: SPI / UART / I2C / I2S
    • RTC, Touch screen I/F
    • 6 ch. 10bit A/D converter (3.0V to 3.6V)
  • 4. Multi Layer BUS: Block Diagram
  • 5. Memory Map of TMPA910CRA
  • 6. JTAG Interface
    • JTAG standard version
    • a) IEEE Standard 1149.1•1990 (Includes IEEE Standard 1149.1a•1993)
    • JTAG instructions
      • a) Standard instructions (BYPASS, SAMPLE/PRELOAD, EXTEST), HIGHZ instruction, CLAMP instruction.
    • IDCODE: Not available
    • Pins excluded from boundary scan register (BSR)
      • a) Oscillator circuit pins (SM0-3),b) USB pins (SR0-4),c) JTAG control pins (SN2, SP0-5),d) Power supply/GND pins (including VREFH, REFL)
      • e) A/D pins (PD0-5),f) Touch panel PX and PY pins (PD6, PD7)
  • 7. Transition of the Memory State
    • The remapping function allows the 8 Kbyte area of the built-in RAM in the TMPA910CRA to be accessed from the two memory areas (0x0000_0000 to 0x0000_1FFF and 0xF800_2000 to 0xF800_3FFF).
    • Write access to the Remap, activates the Remapping function.
    • The Remap ON status is activated by the register programming. It can only be deactivated by resetting the system.
  • 8. Clock Mode Status Transition
  • 9. Download via USB
    • There are four types of USB transfer, the following two types are used for the
    • boot function:
    • Control Transfer: Used for transmitting standard requests and vendor requests
    • Bulk Transfer: Used for responding to vendor requests and transmitting a user program.
  • 10. Interrupts
  • 11. DMA Block Diagram
  • 12. DMA Controller Functions 2. Peripheral-to-Memory 1. Memory-to-peripheral 3. Memory-to-Memory
  • 13. NAND-Flash Controller (NDFC)
  • 14. 16-Bit Timers/PWM
  • 15. UART Channel 0 Block Diagram
  • 16. I2C Bus Mode • Contains two channels (ch0 and ch1). • Allows selection between master and slave. • Allows selection between transmission and reception. • Supports multiple masters (arbitration, clock synchronization recognition). • Supports standard mode and fast mode (fastest baud rate in master mode: 89.91 kHz and 357.14 KHz, respectively, at fPCLK = 100 MHz) • Supports transfer data sizes of 1 to 8 bits. • Provides one transfer complete interrupt. • Can enable or disable interrupts.
  • 17. Block Diagram of SSP
  • 18. Block Diagram of the USB Device Controller
  • 19. I2S (Inter-IC Sound)
  • 20. CMOS Image Sensor Interface (CMSI)
  • 21. LCD Controller (LCDC) Block Diagram
  • 22. Touch Screen Interface (TSI) External connection of TSI Internal block diagram of TSI
  • 23. Starter Kit For TMPA910
    • Features:
    • Supported MCU: Toshiba TMPA910CRAXBG
    • Includes a 3,5“ Display with Touch Screen
    • J-Link Interface, Ethernet Connection, USB 2.0 (480MBps), RS232
    • Excellent Sound (Audio DAC via I2S))
    • SD-Card Socket, JTAG Interface
    • Memory:
    • 512 MBit SDRAM
    • 256 MBit NOR Flash
    • 2 GBit NAND Flash
    • Single Power Supply
    • Extensive Software Support E.g. Segger for emWin, emOS etc.
    • Many Software examples available:
    • Plug & Play! Excellent Tool for fast Prototyping
    • Schematics and Layout Data provided by Toshiba
  • 24. Additional Resource
    • For ordering the TMPA910, please click the part list or
    • Call our sales hotline
    • For additional inquires contact our technical service hotline
    • For more product information go to
      • http://www.toshiba-components.com/microcontroller/TMPA910.html