Your SlideShare is downloading. ×
0
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Chapter4.5 6-mikroprocessor
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×
Saving this for later? Get the SlideShare app to save on your phone or tablet. Read anywhere, anytime – even offline.
Text the download link to your phone
Standard text messaging rates apply

Chapter4.5 6-mikroprocessor

260

Published on

0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total Views
260
On Slideshare
0
From Embeds
0
Number of Embeds
0
Actions
Shares
0
Downloads
11
Comments
0
Likes
0
Embeds 0
No embeds

Report content
Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
No notes for slide

Transcript

  • 1. Data Movement Instructions A Course in Microprocessor Electrical Engineering Department University of Indonesia
  • 2. MISCELLANEOUS DATA TRANSFER INSTRUCTION
    • XCHG
      • The XCHG (exchange) instruction exchanges the contents of a register to any other register or memory location
      • Table 4.16 list the forms of the XCHG instructions
    • LAHF and SAHF
      • These instructions allowed 8085 software to be translated into 8086 software by a translation program; They are seldom used
  • 3. MISCELLANEOUS DATA TRANSFER INSTRUCTION (cont’d)
    • XLAT
      • The XLAT (translate) instruction converts the contents of the AL register into a number stored in a memory table
      • This instruction performs the direct table look-up technique
      • Study Example 4.9 and Fig. 4.17
    • IN and OUT
  • 4. MISCELLANEOUS DATA TRANSFER INSTRUCTION (cont’d)
      • Table 4.17 lists the forms of IN and OUT instructions, which perform I/O operations
      • Two forms of I/O device (port) addressing exist for IN and OUT: fixed-port (i.e., port number follows the instruction’s op-code) and variable port (i.e., it has permanent port number, stored in a ROM)
      • The port address appears on the address bus during an I/O instruction
      • Study Fig. 4.18 and Example 4.10
  • 5. MISCELLANEOUS DATA TRANSFER INSTRUCTION (cont’d)
    • MOVSX and MOVZX
      • The MOVSX (move and sign-extend) and MOVZX (move and zero-extend) move data and at the same time either sign-extend (i.e., its sign-bit is copied into the most significant part) or zero-extend (i.e., the most significant part fills with zero) it. See Table 4.18
    • BSWAP
      • The BSWAP (byte swap) instruction takes the contents of any 32-bit register and swaps the 1 st byte with the 4 th , and the 2 nd with the 3 th
  • 6. MISCELLANEOUS DATA TRANSFER INSTRUCTION (cont’d)
    • CMOV
      • The CMOV (conditional move) only move the data if the condition is true
      • See Table 4.19 and example 4.11
  • 7. SEGMENT OVERRIDE PREFIX
    • The segment override prefix allows the programmer to deviate from the default segment
      • e.g., the MOV AX,[DI] --> MOV AX,ES:[DI]
    • See Table 4.20
  • 8.  
  • 9.  
  • 10.  
  • 11.  
  • 12.  
  • 13.  
  • 14.  
  • 15.  

×