Acs ip-so c-10-tips-presentation

869 views
790 views

Published on

Published in: Education
0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total views
869
On SlideShare
0
From Embeds
0
Number of Embeds
5
Actions
Shares
0
Downloads
5
Comments
0
Likes
0
Embeds 0
No embeds

No notes for slide
  • Semi IP market ~2B$ Dominated by processor, memory, interface, IP
  • Anywhere from 50% to 70+% of blocks can be composed of reusable IP ASIC teams are squeezed
  • By providing all of this collateral – design teams can contain design complexity while improving productivitiy Very difficult for Soc teams to have depth of expertise in point protocols
  • Open verification methodology verification occupies 70% of time and resources in pre-silicon phase
  • System software takes upto 70% of system development time
  • SoC architecture prototyping and parallelize system software development
  • SoC teams are constantly examining ecosystem to see how they can leverage it – no company can do it all As the IP business evolves – collateral will expand to other downstream areas such as test vectors, and upstream etc. Consultative role of leading IP providers – large OEMs have expertise – smaller players want to take advantage of latest interface IP – but need more hand-holding Vendors that have significant domain expertise, keep up with interface/protocol roadmaps, and provide complete collateral – can achieve significant traction Various risk/reward/licensing models Benefit – TTM, Resource, focus on secret sauce, verification effort Reduce vendor management – under-estimated part of project effort
  • Acs ip-so c-10-tips-presentation

    1. 1. Total Solution Requirements for Enabling Digital and Analog IP Adoption Somnath Viswanath Arasan Chip Systems San Jose, CA, USA Arasan Confidential
    2. 2. Agenda <ul><li>State of SoC Design </li></ul><ul><li>Total IP Solution </li></ul><ul><li>Case Study </li></ul><ul><li>Conclusion </li></ul>Arasan Confidential
    3. 3. Trends in IP based SoC design <ul><li>SoCs of today were systems of yesterday </li></ul><ul><li>Increasing feature integration and resultant design complexity of SoCs translated to horizontal specialization viz EDA Companies, IP Companies, Fabs, etc </li></ul><ul><li>Design resources and in particular Program Management stretched </li></ul>Arasan Confidential
    4. 4. Trends in IP based SoC design <ul><li>Increasing complexity of SoCs resulting in pervasive use of 3 rd party Bus IPs </li></ul><ul><li>Higher speeds necessitating an AFE (PHY) </li></ul><ul><li>Requires a complete IP solution consisting of RTL IP, PHY IP, vIP, Software stacks and Hardware Platforms for a successful experience </li></ul>Arasan Confidential
    5. 5. Analog IP for Bus Interfaces <ul><li>Trend in BUS Interfaces is increasing speeds </li></ul><ul><li>Necessitates an Analog Front-end or PHY </li></ul><ul><ul><li>UHS II, USB 2.0, USB 3.0, MIPI D-PHY, M-PHY, PCIe …. </li></ul></ul><ul><li>Analog IPs are ‘Hard Macros’ compared to digital ‘soft macros’, hence not easily portable </li></ul><ul><li>Silicon proof through Test Chips on different process nodes critical to IP acceptance by customers and to instill confidence </li></ul><ul><li>Hence a different kind of IP integration challenge </li></ul>Arasan Confidential
    6. 6. Components of SoC Design Arasan Confidential
    7. 7. Evolving IP Business <ul><li>Requires a complete IP solution consisting of RTL IP, PHY IP, vIP, Software stacks and Hardware Platforms for a successful experience </li></ul>Arasan Confidential
    8. 8. “ A Total IP Solution” … but takes much more It starts with… RTL IP Core Oct 5, 2010 Proprietary Arasan Chip Systems SoC Arasan Confidential Verification IP BFM, Test Suites Monitor, Checker Services Customization Tech Support Platforms HDKs, HVPs Analyzers Software Firmware, Drivers Software Stacks SoC
    9. 9. RTL IP Cores <ul><li>3 rd Party IP for standardized interfaces </li></ul><ul><ul><li>Processors, Peripheral Buses, Internal Buses </li></ul></ul><ul><li>RMM (spyglass) compliant Verilog RTL </li></ul><ul><li>Silicon proven – FPGA or Test Chips </li></ul><ul><li>Optimized for area and performance </li></ul><ul><li>Customizable to fit user SoC environment </li></ul>Arasan Confidential
    10. 10. verification IP <ul><li>OVM Verification Environment </li></ul><ul><li>BFMs (Bus Functional Model) </li></ul><ul><li>Monitor / Checker </li></ul><ul><li>Compliance Test Suite </li></ul><ul><li>Test Vectors Suite </li></ul>Arasan Confidential
    11. 11. Software And Services <ul><li>Firmware and Drivers related to IP cores </li></ul><ul><li>Software Stack as a function of OS </li></ul><ul><li>Software development/porting services </li></ul><ul><li>IP customization & integration services </li></ul><ul><li>High quality technical support </li></ul>Arasan Confidential
    12. 12. Hardware Platforms <ul><li>Hardware Development Kits (HDKs) </li></ul><ul><li>Hardware Validation Platforms (HVPs) </li></ul><ul><li>Protocol Analyzers </li></ul><ul><ul><li>Exercising & analysis of bus protocol </li></ul></ul>Arasan Confidential
    13. 13. MIPI SLIMbus Case Study Arasan Confidential
    14. 14. MIPI SLIMbus Case Study <ul><li>SLIMbus RTL IP & vIP for peripheral & application processors </li></ul><ul><li>A portable software stack for creating reference designs and validation of SLIMbus implementations for productization </li></ul><ul><li>An HDK implementing an instance of host and device for creating a complete reference designs to enable OEM/ODM’s to use SLIM enabled devices in end products </li></ul><ul><li>An analyzer and exerciser tool to help during development, test and integration of SLIM enabled products </li></ul><ul><li>Design Services and support to integrate into application and create end products </li></ul>Arasan Confidential
    15. 15. Arasan Chip Systems <ul><li>Founded in 1995 </li></ul><ul><ul><li>Headquarters in San Jose, California </li></ul></ul><ul><ul><li>100+ Employees Worldwide </li></ul></ul><ul><li>Profitable IP Solutions Company delivering highly integrated solutions </li></ul><ul><ul><li>Technology and Solutions Leader – Domain Expertise </li></ul></ul><ul><ul><li>Leveraging core competency in standards based compliant IP – Internally developed IP solutions </li></ul></ul><ul><ul><li>Focused on mobile and portable multimedia interface standards, connectivity & bus interfaces and storage memory controllers </li></ul></ul><ul><li>Delivering on a promise to deliver a “Total IP Solution” </li></ul><ul><ul><li>Standards Based IP, Verification IP, Hardware Development Kits, Hardware Validation Platforms, Drivers/Stacks and ICs </li></ul></ul><ul><ul><li>Professional Design Services with focus on customization and IP integration into system-level applications </li></ul></ul>Arasan Confidential Page Arasan Confidential
    16. 16. IP Portfolio <ul><li>MIPI: Mobile Industry Processor Interface </li></ul><ul><ul><li>DSI </li></ul></ul><ul><ul><li>CSI2 </li></ul></ul><ul><ul><li>SLIMbus </li></ul></ul><ul><ul><li>UniPro </li></ul></ul><ul><ul><li>HSI </li></ul></ul><ul><ul><li>DigRF 3G/4G </li></ul></ul><ul><ul><li>D-PHY: digital </li></ul></ul><ul><ul><li>D-PHY: mixed signal </li></ul></ul><ul><ul><li>M-PHY: digital </li></ul></ul><ul><ul><li>M-PHY: mixed signal </li></ul></ul><ul><ul><li>SMIA (not MIPI) </li></ul></ul>Arasan Confidential Page <ul><li>USB: Universal Serial Bus </li></ul><ul><ul><li>USB 3.0 Host </li></ul></ul><ul><ul><li>USB 3.0 Device </li></ul></ul><ul><ul><li>USB 3.0 Hub </li></ul></ul><ul><ul><li>USB 2.0 Host </li></ul></ul><ul><ul><li>USB 2.0 Device </li></ul></ul><ul><ul><li>USB 2.0 Hub </li></ul></ul><ul><ul><li>USB 2.0 OTG </li></ul></ul><ul><ul><li>USB 1.1 Host </li></ul></ul><ul><ul><li>USB 1.1 Device </li></ul></ul><ul><ul><li>USB 1.1 Hub </li></ul></ul>IP: Intellectual Property Hardware: HDK, HVP, Chips Software: Firmware, Drivers, Stack <ul><li>Memory Controllers </li></ul><ul><ul><li>SD </li></ul></ul><ul><ul><li>SDIO </li></ul></ul><ul><ul><li>eMMC </li></ul></ul><ul><ul><li>UFS </li></ul></ul><ul><ul><li>UHS II </li></ul></ul><ul><ul><li>CF </li></ul></ul><ul><ul><li>xD </li></ul></ul><ul><ul><li>Memory Stick </li></ul></ul><ul><ul><li>Memory Stick Pro </li></ul></ul><ul><ul><li>CE-ATA </li></ul></ul><ul><ul><li>NAND Flash </li></ul></ul><ul><ul><li>Multi-Card Reader </li></ul></ul>* IP can be customized – native local bus, additional features / functions Arasan Confidential VIP: Verification IP Customer Support: Design Services, Consulting
    17. 17. IP Portfolio <ul><li>Controllers </li></ul><ul><ul><li>10/100 Ethernet </li></ul></ul><ul><ul><li>10/100/1000 Ethernet </li></ul></ul><ul><ul><li>Gigabit Ethernet </li></ul></ul><ul><ul><li>10 Gigabit Ethernet </li></ul></ul><ul><ul><li>1588 </li></ul></ul><ul><ul><li>PCI </li></ul></ul><ul><ul><li>PCIe </li></ul></ul><ul><ul><li>MiniPCI </li></ul></ul><ul><ul><li>CardBus </li></ul></ul><ul><ul><li>UART </li></ul></ul><ul><ul><li>I2C </li></ul></ul><ul><ul><li>I2S </li></ul></ul><ul><ul><li>SPI </li></ul></ul>Arasan Confidential Page <ul><li>Bus Interfaces </li></ul><ul><ul><li>AHB </li></ul></ul><ul><ul><li>APB </li></ul></ul><ul><ul><li>AXI </li></ul></ul><ul><ul><li>BVCI </li></ul></ul><ul><ul><li>OCP </li></ul></ul><ul><ul><li>Avalon (Altera) </li></ul></ul><ul><ul><li>VLIO (Intel) </li></ul></ul><ul><ul><li>PIF (Tensillica ) </li></ul></ul><ul><li>Analog PHYs </li></ul><ul><ul><li>DPHY </li></ul></ul><ul><ul><li>MPHY </li></ul></ul><ul><ul><li>USB 3.0 PHY </li></ul></ul><ul><ul><li>UHS II PHY </li></ul></ul>IP: Intellectual Property Hardware: HDK, HVP, Chips Software: Firmware, Drivers, Stack * IP can be customized – native local bus, additional features / functions Arasan Confidential VIP: Verification IP Customer Support: Design Services, Consulting
    18. 18. Conclusion <ul><li>Few design companies can do it all </li></ul><ul><li>Horizontal specialization and the establishment of IP business model </li></ul><ul><li>Design companies can save effort and improve quality by sourcing complete IP collateral – IP Cores, vIP, Software, HDK from a single vendor </li></ul>Arasan Confidential

    ×