65nm and beyond CMOS designs are commonly
implemented with “tapless” library cells which do not
provide built-in n-well or substrate taps, improving cell
density. This cell efficiency results in additional layout
complexity for power-gating designs. Three well
tapping methods are described for production powergating
designs considering design schedule, leakage
power, chip area and complexity.