Your SlideShare is downloading. ×
0
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
static and dyanmic circuits-VLSI
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×
Saving this for later? Get the SlideShare app to save on your phone or tablet. Read anywhere, anytime – even offline.
Text the download link to your phone
Standard text messaging rates apply

static and dyanmic circuits-VLSI

660

Published on

static and dyanmic circuits-VLSI

static and dyanmic circuits-VLSI

Published in: Education, Technology, Business
0 Comments
1 Like
Statistics
Notes
  • Be the first to comment

No Downloads
Views
Total Views
660
On Slideshare
0
From Embeds
0
Number of Embeds
0
Actions
Shares
0
Downloads
22
Comments
0
Likes
1
Embeds 0
No embeds

Report content
Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
No notes for slide

Transcript

  • 1. STATIC $ DYNAMIC CMOSCIRCUITS Sarbjeet Singh ECE– 112616 ME - regular
  • 2. Static CMOS Circuit• At every point in time (except during the switching• transients) each gate output is connected to either• VDD or Vss via a low-resistive path.• The outputs of the gates assume at all times the value• of the Boolean function, implemented by the circuit• (ignoring, once again, the transient effects during• switching periods).• This is in contrast to the dynamic circuit class, which• relies on temporary storage of signal values on the• capacitance of high impedance circuit nodes.
  • 3. Static CMOS PUN and PDN are DualNetwork’s

×