• Share
  • Email
  • Embed
  • Like
  • Save
  • Private Content
TRACK C: A new method for automatic generation of DRC and LVS runsets/ Dr. Elena Ravve

TRACK C: A new method for automatic generation of DRC and LVS runsets/ Dr. Elena Ravve






Total Views
Views on SlideShare
Embed Views



5 Embeds 763

http://www.chipex.co.il 645
http://www.explace.co.il 97
http://www.innovex.co.il 13
http://explace.co.il 7
http://translate.googleusercontent.com 1



Upload Details

Uploaded via as Adobe PDF

Usage Rights

© All Rights Reserved

Report content

Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

  • Full Name Full Name Comment goes here.
    Are you sure you want to
    Your message goes here
Post Comment
Edit your comment

    TRACK C: A new method for automatic generation of DRC and LVS runsets/ Dr. Elena Ravve TRACK C: A new method for automatic generation of DRC and LVS runsets/ Dr. Elena Ravve Presentation Transcript

    • May 1, 2013 1A new method for automaticgeneration of DRC and LVSrunsetsDr. Elena RavveSoftware Engineering DepartmentOrt Braude College, Karmiel(common work with TowerJazz Semiconductor)May 1, 2013
    • May 1, 2013 2What is the problem?From designer to manufacturer
    • May 1, 2013 3What is the problem?From manufacturer to designer
    • May 1, 2013 4Physical Design Kits PackagePhysical Design Kits Package
    • May 1, 2013 5From Design Rule Manuscript toRunsets: multiple interpretations
    • May 1, 2013 6From DRM to Runsets:derivatives and revisionsRunsetsRunsetsRunsetsRunsetsRunsetsRunsets
    • May 1, 2013 7Definition of the problem• Any semiconductor manufacturing processcontains a set of physical design rules forgeometrical configuration of available layers,wiring, placement and so on.• Every chip, which is expected to bemanufactured in the given technology, mustsatisfy the limitations of the design rules.
    • May 1, 2013 8Definition of the problem (ctnd)• Design Rile Manual (DRM) may containhundreds of physical design rules anddefinitions of dozens legal devices.• Design rule checking (DRC) and Layout vs.Schematics (LVS) runsets are provided in orderto guarantee that the given chip does not givethe design rule violations.
    • May 1, 2013 9Definition of the problem (ctnd)• Writing and testing of DRC and LVS runsetstraditionally is done MANUALY• It leads to– Problematic knowledge accumulation and transfer– Different interpretations of rules and definitions– Inconsistency of revisions and derivatives– Maintenance problems– etc.
    • May 1, 2013 10Solution of the problem• The proposed innovation is based on the factthat the set of legal devices for any process ortechnology may be divided into final set oftechnology independent categories such thattransistors, capacitors, resistors, diodes and soon.
    • May 1, 2013 11Solution of the problem (cntd)• Moreover, the set of physical design rules forany process or technology may be divided intofinal set of technology independent categoriessuch that width, space, enclosure and so on.
    • May 1, 2013 12DRM composition rather than freestyle writing• We create one set of parameterized templatesfor DRC/LVS purposes, such that one template(or rather sub-set of templates) correspondsto a DRC/LVS category.• We force the DRM composer (integrator) tofulfill the templates (in any relevant way, forexample, using GUI) instead of free-stylewriting of the document.12
    • May 1, 2013 13DRM composition rather than freestyle writing (ctnd)For any design rule or legal device for a giventechnology, the integrator• chooses the relevant parameterized template,• provides the specific values of requiredparameters or (preferably) chooses them froma choice list.13
    • May 1, 2013 14DRM composition rather than freestyle writing (ctnd)The obtained information is transformed andstored as a data structure that will be used fordifferent purposes, such that DRC and LVSrunsets generation in particular verification toolsand so on.14
    • May 1, 2013 15Auto Design Rules Tool15
    • May 1, 2013 16Implementation: choice lists16
    • May 1, 2013 17Implementation: code generation17
    • May 1, 2013 18Implementation: main steps 1-718
    • May 1, 2013 19Implementation: generated code19
    • May 1, 2013 20Benefits of the presented method• Better quality and confidence level of thedelivered DRC/LVS runsets• Total elimination of the step of manualrunsets coding for any verification tool• Reduction of time and effort to implementrunsets• Full coverage of all physical design rules andlegal devices20
    • May 1, 2013 21Benefits (ctnd)• Common base for different processes,technologies and verification tools• Detection and correction of mistakes and bugat earliest stages of the flow• Human independent accumulation andtransfer of knowledge• Reduction of manual writing• Reduction of human factor21
    • May 1, 2013 22Benefits (ctnd)• Formal approach to DRM composition thatallows precise formulation of physical designrules and description of legal devices• Effective and safe way to change the DRC/LVSrunsets for all verification tools, according tothe changes in DRM and bug fixes22
    • May 1, 2013 23Thank you for your attention!Questions?May 1, 2013