Vlsi mini project list 2013

22,540 views

Published on

call:9603150547

Published in: Education
0 Comments
1 Like
Statistics
Notes
  • Be the first to comment

No Downloads
Views
Total views
22,540
On SlideShare
0
From Embeds
0
Number of Embeds
3
Actions
Shares
0
Downloads
279
Comments
0
Likes
1
Embeds 0
No embeds

No notes for slide

Vlsi mini project list 2013

  1. 1. VLSI MINI PROJECT LIST (VHDL/VERILOG)S.NO PROJECT TITLES 1 Design Of Kogge-Stone Adder 2 Design Of (9,7 ) Using 1D-Dwt Lifting Scheme 3 Design of 16 Bit Spanning Tree Carry Look Ahead Adder 4 Design of 16 Point Radix-4 FFT (Fast Fourier Transform) Algorithm 5 Design of ATM (Automated Teller Machine) 6 A Spurious Power Suppression Technique for Multimedia/ DSP Applications 7 Design Carry Select Adder 8 Design of Dual Elevator Controller 9 Design of RCEAT for RFID Tag 10 Design of 16 Bit Ripple Carry Adder 11 Design of Dual Port SRAM 12 Multiplication Acceleration through Twin Precision 13 Design of Vending Machine 14 Design of Complex Number Multiplier Using Booth Algorithm 15 Design of Open Core Protocol (OCP) Ip Block 16 Design of Single Precision Floating Point Multiplier
  2. 2. 17 Design and Implementation Of 8 Point FFT18 Design and Implementation Of 8 Point IFFT19 Design of Digital Clock20 Design of AMBA-AHB Protocol21 Design of DDRSD RAM Controller22 Implementation of Traffic Light Controller23 Implementation of Dual Port Ram24 Implementation of Universal Asynchronous Receiver/Transmitter (UART).25 Implementation of 32-Bit Carry Look Ahead Adders For Fast Addition26 Implementation of 32-Bit Carry Save Adders For Fast Addition27 Implementation of 32-Bit Pseudo Random Test Pattern Generator28 Implementation of Mealy Type And Moore Type Serial Adders29 Implementation of 32-Bit Braun Multipliers30 Implementation of Matrix Multiplication31 Implementation of Cyclic Redundancy Check32 Implementation of 16-Bit Hamming Code Encoder And Decoder For Single Bit Error Detector And Corrector33 Implementation of Sequence Detector Using Finite State Machines34 Implementation of 32-Bit Wallace Tree Multipliers36 Implementation of 8-Bit ALU37 Implementation of Fir Filter38 Implementation of 16-Bit Conditional Sum Adder And Parallel Prefix Adders For Fast Addition39 Implementation of Seven Segment Display and Code Converters
  3. 3. 40 An Efficient Architecture For 2-D Discrete Wavelet Transform.
  4. 4. 41 Discrete Wavelet Transform Using Lifting Scheme42 Real Time Design of Car Light Indicator43 An Interface Between On Chip and Off Chip44 An Efficient Linear Convolution for DSP Applications45 Design of Traffic Light Controller Using VHDL46 Image Compression Standards for DSP Applications (VERILOG)47 Low Power Multiplier Using Ancient Mathematics48 Implementation of Hamming Code Using Verilog HDL49 Design Of Radix-2 Butterfly Processor To Prevent Overflow In The Arithmetic50 An Efficient Architecture For 3-D Discrete Wavelet Transform.51 Implementation Of Guessing Game Using VHDL52 Orthogonal Frequency Division Multiplexing Using FFT/IFFT Blocks.53 High-Accuracy Fixed-Width Modified Booth Multipliers For Lossy Applications Design Of An Advanced High Performance Bus For Real Time Internal Bus54 Architecture55 High-Performance Controller For Memory Processing.56 A High Speed Controller Between Memory And Processer57 Slave Side Implementation For The Multi-Layer High Performance Bus.58 High Speed VLSI Architecture for General Linear Feedback Shift Registers59 Design of High Speed Fast Fourier Transform Algorithm
  5. 5. 60 The Design Cost Effective Binary Tree Implementation For ID Authentication System

×