Simulation using model sim

VHDL 360©
by: Amr Ali

Copyrights
Copyright © 2010 to authors. All rights reserved
All content in this presentation, including charts, data, artwork and logos (from here on, "the Content"), is the property of Amr Ali or the corresponding owners, depending on the circumstances of publication, and is protected by national and international copyright laws.
Authors are not personally liable for your usage of the Content that entailed casual or indirect destruction of anything or actions entailed to information profit loss or other losses.
Users are granted to access, display, download and print portions of this presentation, solely for their own personal non-commercial use, provided that all proprietary notices are kept intact.
Product names and trademarks mentioned in this presentation belong to their respective owners.
VHDL 360 ©
2

Objective
Using ModelSim to compile and simulate a given design unit
Skills gained:
Identify basic Simulator commands
VHDL 360 ©
3

Outline
Command Line Simulation
Compile and Simulate
Add Signals to Wave
Applying Inputs
Interactive Simulation
VHDL 360 ©
4

Make sure Modelsim exists in the path by doing the following
Windows:
Start run -> cmd
In cmd window:
vsim -version
Linux:
In any shell:
vsim -version
VHDL 360 ©
5

Create VHDL file
Edit the file my_demo1.vhd
Insert the text and save
VHDL 360 ©
6
LIBRARYieee;
USEieee.std_logic_1164.all;
ENTITYandgateIS
port(a, b:instd_logic_vector(2downto0);
c:outstd_logic_vector(2downto0));
ENDENTITY;
ARCHITECTUREbehavOFandgateIS
BEGIN
c <= a and b;
ENDARCHITECTURE;

Compile and Simulate
vlib work
vcom <VHDL files>
vsim <top level>
VHDL 360 ©
7
vlib: creates a library to compile and simulate the code with
vcom: compiles VHDL files, the files should be ordered in a hierarchal way [leaf level first then top]
vsim: starts the simulator to simulate the top level module

Add signals to Wave
RMB on any signal in the Objects window  Add  to Wave  signals in Region
Now start applying inputs and monitor outputs
VHDL 360 ©
8

Applying Inputs
RMB on input port  force
VHDL 360 ©
9
In the “value” field, insert an appropriate value OK
Apply inputs to other inputs

Run Simulation
Press run button
Monitor the output
VHDL 360 ©
10

Make Files
On Unix:
If you changed the code you will have to recompile the design files again.
A make file is used to do repetitive compilation and simulation tasks; “Make” knows which files have been edited and automatically compiles only changed files.
ModelSim offers a simple way to automatically generate a Makefile for your design hierarchy.
vmake work > Makefile
To recompile code at anytime just type
make
VHDL 360 ©
11

Create VHDL file
Edit the file my_demo1.vhd
Insert the text and save
VHDL 360 ©
14
LIBRARYieee;
USEieee.std_logic_1164.all;
ENTITYandgateIS
port(a, b:instd_logic_vector(2downto0);
c:outstd_logic_vector(2downto0));
ENDENTITY;
ARCHITECTUREbehavOFandgateIS
BEGIN
c <= a and b;
ENDARCHITECTURE;

http://embedded-tips.blogspot.com	558
http://www.embedded-tips.blogspot.com	187
http://embedded-tips.blogspot.in	46
http://www.embedded-tips.blogspot.in	18
http://www.techgig.com	8
http://www.embedded-tips.blogspot.com.au	5
http://www.embedded-tips.blogspot.de	2
http://embedded-tips.blogspot.com.au	2
http://www.embedded-tips.blogspot.mx	1
http://embedded-tips.blogspot.fr	1
http://www.embedded-tips.blogspot.com.es	1
http://www.embedded-tips.blogspot.co.uk	1
http://embedded-tips.blogspot.de	1
http://embedded-tips.blogspot.co.uk	1

Simulation using model sim

by amraldo on Dec 17, 2010

Accessibility

Upload Details

Usage Rights

14 Embeds 832

Statistics

Simulation using model sim — Presentation Transcript