%5 B14%5 D%20 Appendix Vlsi%202007%20 Full Custom%20 Ic%20 Design%20 Flow

Loading...

Flash Player 9 (or above) is needed to view presentations.
We have detected that you do not have it on your computer. To install it, go here.

0 comments

Post a comment

    Post a comment
    Embed Video
    Edit your comment Cancel

    Favorites, Groups & Events

    %5 B14%5 D%20 Appendix Vlsi%202007%20 Full Custom%20 Ic%20 Design%20 Flow - Presentation Transcript

    1. Introduction to VLSI Circuits and Systems 路 論 VLSI Design Full-custom IC Design Flow Dept. of Electronic Engineering National Chin-Yi University of Technology Fall 2007
    2. Outline Schematic with Composer of ICFB (Cadence) Pre-simulation using Hspice Layout with Virtuoso or Laker Verification using Calibre or Dracula DRC LVS PEX Post-simulation using Hspice 2

    + alekya mohanalekya mohan, 2 years ago

    custom

    381 views, 0 favs, 0 embeds more stats

    More info about this document

    © All Rights Reserved

    Go to text version

    • Total Views 381
      • 381 on SlideShare
      • 0 from embeds
    • Comments 0
    • Favorites 0
    • Downloads 22
    Most viewed embeds

    more

    All embeds

    less

    Flagged as inappropriate Flag as inappropriate
    Flag as inappropriate

    Select your reason for flagging this presentation as inappropriate. If needed, use the feedback form to let us know more details.

    Cancel
    File a copyright complaint
    Having problems? Go to our helpdesk?

    Categories