Your SlideShare is downloading. ×
  • Like
Nano scholar february08_presentation
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×

Now you can save presentations on your phone or tablet

Available for both IPhone and Android

Text the download link to your phone

Standard text messaging rates apply

Nano scholar february08_presentation

  • 397 views
Published

Presentation made at the end of the year long Nanoscholar program at Sematech Austin.

Presentation made at the end of the year long Nanoscholar program at Sematech Austin.

Published in Business , Technology
  • Full Name Full Name Comment goes here.
    Are you sure you want to
    Your message goes here
    Be the first to comment
    Be the first to like this
No Downloads

Views

Total Views
397
On SlideShare
0
From Embeds
0
Number of Embeds
2

Actions

Shares
Downloads
0
Comments
0
Likes
0

Embeds 0

No embeds

Report content

Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
    No notes for slide

Transcript

  • 1. Process Integration Asad Mohammed Process Integration Intern – Photolithography Rich Berger - ATDF
  • 2. Outline
    • Process Integration
    • 3 mask capacitor reticle
    • Layout
    • Fabrication Cycle
    • E-Testing
    • 3D Reticle
    • Typical Work Day
  • 3. Process Integration Layout Mask(Reticle) Preparation Recipe Wafer Fabrication Testing Specifications
  • 4. 3 mask Capacitor Reticle– 871AZ Dielectric constant  PolyGate SiO 2 Si Substrate Area A -Q E Separation d Area A +Q V
  • 5. 861  871 Changes oxide Floating gate Control gate N-Si Substrate
    • Circle  Square
    • Backside contact  Top side contact
    More structures Dummy Fill Novel structures
    • 1E-7 ~ 5E-4
  • 6. 871AZ Layout and Fabrication Underlap Structures Overlap Structures MultiDot Structures Transistors CV structures Dummy Fill Transistors CV structures FG Caps with sub FG Caps w/o sub Underlap Structures Overlap Structures MultiDot Structures Transistors CV structures Overlap Structures MultiDot Structures Transistors CV structures Large Caps UHFs Exposure Etch Deposition
  • 7. Test Wafers 7082901-7082904 7082902-02; Scratch probably due to wanding Close up without flash 7082904-01; Backside scratch
  • 8. Electrical Testing Results
  • 9. 3D Reticle Multiple Wafer to Wafer Direct Copper Bonding Donor wafer aligned to substrate wafer
  • 10. 3D Die Layout
    • Via Density Structures
    • Combs W and W/O Vias
    • Vias on metal
    • All levels perfectly mirrored
    • Dummy fill
  • 11. 3D Reticle Fab
  • 12. Other Reticles Worked on
    • Multilevel Flash
    • – extra metal layer
    • E-Beam
    • – Serps and Combs
  • 13. Acknowledgements
    • ACC
    • ATDF
    • Rich Berger
    • Romelia Distasio Kenneth Matthews
    • Bruce Wilks
    • Gregory Smith