Abstract Method for creating LDPC codes which arespecifically designed to be hardware friendly. Layer decoding is the one of the efficientapproach to decode the LDPC code with gooderror rate performance. Proposed approach will efficiently decrease thepower.
INTRODUCTION LDPC Code is a Linear Error Correcting Code. LDPC codes are finding increasing use◦ 1. reliable and highly efficient information transferover bandwidth◦ 2. return channel–constrained links in the presence ofdata-corrupting noise. Error correcting code in the new DVB-S2
Cont… Representations for LDPC CodesMatrix and Graphical Representations
Cont… Most Practical LDPC Codes are structuredto support layered decoders in hardware. This concept is usually generalized bydividing the H-Matrix into Layers. Only one CN can access a given VNmemory at a specific time. In a layered decoder,one CN processorcan be designed to serially process thedifferent rows of the H-Matrix.
Cont… Vector Decoder Architectureovercomes the limitation of the layereddecoder by packing multiplemessages in the same memory unit. Throughput of a vector decoder canbe times that of a scalar decoder.
References R. Gallager, “Low-density parity-check codes,”IEEE Trans. Inf. Theory, vol. IT-8, no. 1, pp. 21–28, Jan. 1962. Z. Li, L. Chen, L. Zeng, S. Lin, and W.Fong, “Efficient encoding of quasi-cyclic low-density parity-check codes,” IEEE Trans.Commun.,vol. 53, no. 11, p. 1973, Nov. 2005. E. Yeo, P. Pakzad, B. Nikolic, and V.Anantharam, “High throughput low-density parity-check decoder architectures,” in Proc. IEEE GlobalTelecommun. Conf., 2001, vol. 5, pp. 3019–3024.