SPICE MODEL of MUSES01 in SPICE PARK. English Version is http://www.spicepark.net. Japanese Version is http://www.spicepark.com by Bee Technologies.

1. Device Modeling Report
COMPONENTS: OPERATIONAL AMPLIFIER
PART NUMBER: MUSES01
MANUFACTURER: New Japan Radio
REMARK TYPE: (OPAMP)
Bee Technologies Inc.
All Rights Reserved Copyright (c) Bee Technologies Inc. 2010
1

2. SPICE MODEL
U1
OUT1 V+ V+
CH1
-IN1 - + OUT2
CH2
+IN1 + - -IN2
V- V- +IN2
MUSES01
All Rights Reserved Copyright (c) Bee Technologies Inc. 2010
2

3. Output Voltage Swing
Simulation result
20V
VOH
0V
VOL
-20V
-1.0V -0.5V 0V 0.5V 1.0V
V(Out)
V_VIN+
Evaluation circuit
RL
10k U1
Out
V+
VCC
CH1 15Vdc
- +
CH2
+ -
0
V-
VEE
MUSES01
VIN- VIN+ -15Vdc 0
0Vdc
0 0 0 0
Comparison table
Parameter Measurement Simulation %Error
VOH (V) 13.500 13.499 -0.01
VOL (V) -13.500 -13.499 -0.01
All Rights Reserved Copyright (c) Bee Technologies Inc. 2010
3

4. Output Short Circuit Current
Simulation result
40mA
20mA
SEL>>
0A
I(OH)
40mA
20mA
0A
I(OL)
Time
Evaluation circuit
OH
U1
V+
VCC
CH1 15Vdc
- +
CH2
+ -
0
VOH
V-
VEE
-15Vdc
MUSES01
VIN- VIN+ 0
0Vdc 1Vdc
0 0 0 0
OL
U2
V+
VCC1
CH1 15Vdc
- +
CH2
+ -
0
VOL
V-
VEE1
-15Vdc
MUSES01
VIN-1 VIN+1 0
1Vdc 0Vdc
0 0 0 0
Comparison table
Parameter Measurement Simulation %Error
IOH (mA) 25.000 25.007 0.03
IOL (mA) 25.000 25.007 0.03
All Rights Reserved Copyright (c) Bee Technologies Inc. 2010
4

5. Input Offset Voltage
Simulation result
15V
12V
9V
6V
3V
0V
-3V
-6V
-9V
-12V
-15V
-4.0mV -3.0mV -2.0mV -1.0mV 0V 1.0mV 2.0mV 3.0mV
V(OUT)
V_VIN+
Evaluation circuit
U1
OUT
V+
VCC
CH1 15Vdc
- +
CH2
+ -
0
V-
VIN+
MUSES01
VEE
-15Vdc
Vcm
0Vdc
0 0 0
Comparison table
Parameter Measurement Simulation %Error
Vio (mV) 0.800 0.800 -0.02
All Rights Reserved Copyright (c) Bee Technologies Inc. 2010
5

6. Input Current Ib, Ibos
Simulation result
300pA
200pA
100pA
0A
ABS(I(U1:2)+I(U1:3))/2 ABS(I(U1:2)-I(U1:3))
Time
Evaluation circuit
U1
OUT
V+
VCC
CH1 15Vdc
- +
CH2
VIN+ + -
0
-0.799805mV
V-
MUSES01
VCM 0
0Vdc VEE
-15Vdc
0 0
Comparison table
Parameter Measurement Simulation %Error
Iio (nA) 100.000 100.000 0.00
Ib (nA) 200.000 199.501 -0.25
All Rights Reserved Copyright (c) Bee Technologies Inc. 2010
6

7. Slew Rate
Simulation result
6.0V 2.0V
1 2
4.0V 0V
2.0V -2.0V
0V -4.0V
>>
-2.0V -6.0V
8us 10us 12us 14us 16us 18us
1 V(Output) 2 V(Input)
Time
Evaluation circuit
U1
Output VCC
V+
15Vdc
CH1
- +
CH2
CL RL + -
Input 0
10p 2k
V-
MUSES01
V1 = -1 Vi 0
V2 = 1
TD = 10u VEE
TR = 10n -15Vdc
0 0 TF = 10n
PW = 5u
PER = 500u
0 0
Comparison table
Parameter Measurement Simulation %Error
+SR (V/us) 12.000 12.432 3.60
-SR (V/us) 13.000 12.638 -2.78
All Rights Reserved Copyright (c) Bee Technologies Inc. 2010
7

8. Open loop voltage gain
Simulation result
120
100
80
60
40
20
0
1.0Hz 10Hz 100Hz 1.0KHz 10KHz 100KHz 1.0MHz 10MHz
DB(V(Output)/V(Input))
Frequency
Evaluation circuit
U1
Output VCC
V1 V+
15Vdc
Input CH1
- +
CH2
CL1 RL1 1uVac + -
0
100p 10k 0Vdc Vcm
V-
0Vdc
MUSES01
0
VEE
-15Vdc
0 0 0 0
Comparison table
Parameter Measurement Simulation %Error
AV (db) 105.000 105.261 0.25
All Rights Reserved Copyright (c) Bee Technologies Inc. 2010
8

9. Common-mode rejection voltage gain
Simulation result
2.0V
1.6V
1.2V
0.8V
0.4V
-0.0V
-0.4V
-0.8V
-1.2V
-1.6V
-2.0V
0s 1.0s 2.0s 3.0s 4.0s 5.0s
V(Output)
Time
Evaluation circuit
U1
Output VCC
V+
15Vdc
Input CH1
- +
CH2
+ -
CL1 RL1 0
100p 2k V1 Vio
V-
-0.799805mVdc
VAMPL = 0.05
MUSES01
FREQ = 1 0
VEE
V2 -15Vdc
0Vdc
0 0 0 0
Comparison table
Common mode gain = 31.473V/V
CMRR = 20log(177827.941/31.473) = 75.041
Parameter Measurement Simulation %Error
CMRR(dB) 75.000 75.041 0.05
All Rights Reserved Copyright (c) Bee Technologies Inc. 2010
9

10. Supply Current
Simulation result
12mA
10mA
8mA
6mA
4mA
2mA
0A
0V 3V 6V 9V 12V 15V 18V
I(U1:8)
V_VCC1
Evaluation circuit
U1
VCC1
V+
15Vdc
CH1
- +
CH2
R3 + -
1G V-
R4 R5
1G MUSES01 1G
R6
1G
VEE1
0Vdc 0 0 0
0 0 0
Comparison table
Parameter Measurement Simulation %Error
ICC (mA) 9.000 9.009 0.10
All Rights Reserved Copyright (c) Bee Technologies Inc. 2010
10

11. Power supply rejection ration
Simulation result
150
100
50
0
1.0Hz 10Hz 100Hz 1.0KHz 10KHz 100KHz 1.0MHz
db(v(in)/v(out))
Frequency
Evaluation circuit
V1
U1
out in VCC
V+
15Vdc
CH1
- + 1Vac
CL CH2 0Vdc
+ -
200p
V-
MUSES01
VEE
-15Vdc 0 0
0 0 0
Comparison table
Parameter Measurement Simulation %Error
PSRR (dB) 83.000 80.797 -2.65
All Rights Reserved Copyright (c) Bee Technologies Inc. 2010
11

12. Gain Bandwidth Product
Simulation result
60 180d
1 2
40 120d
20 60d
0 0d
-20 -60d
-40 -120d
>>
-60 -180d
1.0KHz 10KHz 100KHz 1.0MHz 10MHz
1 DB(V(OUT)/V(IN)) 2 P(V(OUT))-180
Frequency
Evaluation circuit
U1
OUT
V+
CH1
- +
RL
2k Rf CH2
+ -
100k Ri
1k VCC
V-
IN 15V
CL 0
MUSES01
10p Vin
1uVac
VEE
Vcm -15V
0
0 0 0 0
Comparison table
VCC=15[V], VEE=-15[V], Av=40[dB]
Parameter Measurement Simulation %Error
Ft (MHz) 3.000 2.994 -0.19
Phase margin  () 60.000 59.550 -0.75
All Rights Reserved Copyright (c) Bee Technologies Inc. 2010
12