• Like
09.50 Ernst Vrolijks
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

09.50 Ernst Vrolijks

  • 810 views
Published

 

Published in Education , Business , Technology
  • Full Name Full Name Comment goes here.
    Are you sure you want to
    Your message goes here
    Be the first to comment
    Be the first to like this
No Downloads

Views

Total Views
810
On SlideShare
0
From Embeds
0
Number of Embeds
0

Actions

Shares
Downloads
24
Comments
0
Likes
0

Embeds 0

No embeds

Report content

Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
    No notes for slide

Transcript

  • 1. System integration of Electronics Ernst Vrolijks June 2010
  • 2. Agenda
    • Introduction
      • Semiconductor lithography
      • The challenge for Electronic Development (EDEV)
    • EDEV technology  What do we do
    • EDEV way of working  How do we do it?
    • Summary
  • 3. Moore’s law In 1965 Gordon Moore predicted that chip capacity would double every 18-24 months. G. Moore, ”Cramming more components onto integrated circuits”, Electronics, Vol. 38, Nb. 8 (1965) Itanium 2 (9 MB core) Itanium 2 Pentium 4 Pentium III Pentium II Pentium 486 386 286 8086 8080 8008 4004 1.E+02 1.E+03 1.E+04 1.E+05 1.E+06 1.E+07 1.E+08 1.E+09 1960 1970 1980 1990 2000 2010 year transistors Over 40 years his prediction has been true.
  • 4. Why Shrinkage
    • Shrinking minimum feature size offers simultaneous:
    • smaller chip size => cost reduction
    • faster transistors => performance enhancement
    • lower dissipation => performance enhancement
    • Simultaneous increasing of performance while decreasing of price has fuelled IC industry over last 30 years.
    In 1978 a commercial flight between New York and Paris cost ~ 900$ and took seven hours. If Moore’s law would be applied to the aircraft industry this flight would now cost one cent and take less than one second.
  • 5. Shrink drives cost per function and market growth Source: Gartner Dataquest, iSuppli, ASML 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 NAND cost, $ / GB NAND size, GB 0.01 0.10 1.00 10.0 100 1,000 10,000 Projected cross-over HDD - NAND, GB 60-80 GB 2-16 GB 80-150 GB 1 GB 4 GB 8 GB 10-20 GB
  • 6. ASML technology roadmap: photons forever. Required k 1 as function of resolution, wavelength, and NA
    • Enable shrink by combination of
    • Wavelength reduction
    • NA increase
    • k 1 reduction
  • 7. State-of-art water based immersion  =193nm, NA=1.20 45 nm L&S
  • 8. Three options for 32 nm half-pitch Double patterning water immersion EUV sngl patterning Non-water Implication: Complexity increases
  • 9. The EDEV Challenge ... EDEV's challenge = Fast & Predictable integration With increasing system complexity Multiple parallel developments
  • 10. What do we do? Technology
  • 11. Basic Principle Reticle Reticle stage Wafer Wafer stage Projection Lens
  • 12. The ASML Product Wafer Stage (Expose) Projection Optics Wafer Stage (Measure) Illumination Optics Reticle Handler Wafer Handler User Interface Reticle Stage Measurement Systems
  • 13. Deliverables of the Electronic Development (I) Local electronics Electronic functions in cabinets Remote Electronics Cabinets
  • 14. Business Drivers Source: ICE Business Drivers Overlay Productivity Time To Market Critical Dimension
  • 15. Business Drivers Business Drivers Overlay Productivity Time To Market Critical Dimension and Electronics Integration Organization Process Predictable&fast integration
  • 16. How do we do it ? Organization/Process
  • 17. PGP:EDEV Participation System : Subsystem: Module : Specification Design Test & Int. Specification Design Test & Int. Specification Design Test E-Architect : E-Designer : E-Integrator : PRS, SPS SDS TPS, TAR, ITP TPS, TAR, ITP EDS, HSI EPS TPS, TAR EDS EPS Feasibility System Definition Subsystem Definiton Integration Validation Realization V-Model
  • 18. Machine 12 NC’s Range: 50.000 – 100.000 System Breakdown, coping with complexity
    • Issues:
    • Interfaces not properly defined
    • Long term ownership not well defined
    • Commonality not properly managed
    Subsystems Range: upto 50?
  • 19. AT:12X0 body Split the machine in building blocks BB BB BB BB
  • 20. Arrange blocks in logical, functional clusters FC Wafer Handling FC Illumination
  • 21. Functional Cluster ownership
    • Functional Cluster Owner:
    • Knows what is in FC now
    • Controls what is currently happening in FC
    • Plans what will happen in FC in the future
    FC Illumination
  • 22. Building blocks Range: 100 - 1000 Machine Functional Clusters Range: 20-40 12 NC’s Range: 50.000 – 100.000 System Breakdown based on FC’s Subsystems Range: upto 50?
  • 23. From platforms to products Product I.A Product I.B Platform I + = = Selectable Building Blocks Products can be realized by changing only selected building blocks within a given platform Product II.A Product II.B Platform II Platform III + = = Over time building blocks evolve leading to ever increasing platform capabilities.
  • 24. PGP:EDEV Participation System : Subsystem: Module : Specification Design Test & Int. Specification Design Test & Int. Specification Design Test E-Architect : E-Designer : E-Integrator : PRS, SPS SDS TPS, TAR, ITP TPS, TAR, ITP EDS, HSI EPS TPS, TAR EDS EPS Feasibility System Definition Subsystem Definiton Integration Validation Realization classic V-approach squeezes component level development Early start of development at all levels to meet time to market Early delivery of 1st unit for system integration, parallel maturing for volume deliveries
  • 25. Summary
    • Semiconductor industry is characterized by Moore’s law.
    • Lithography is key enabler.
    • Electronic Development plays a key role in realizing ever increasing system performance.
    • Processes and organization of Electronic Development are “designed” to support the development of complex (multidisciplinary) products.
    • It more complicated to have fast & predictable integration
    Miscommunication = # Problems during Integration 
  • 26. There is much Moore ...