Your SlideShare is downloading. ×
Errors
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×
Saving this for later? Get the SlideShare app to save on your phone or tablet. Read anywhere, anytime – even offline.
Text the download link to your phone
Standard text messaging rates apply
0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total Views
153
On Slideshare
0
From Embeds
0
Number of Embeds
0
Actions
Shares
0
Downloads
7
Comments
0
Likes
0
Embeds 0
No embeds

Report content
Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
No notes for slide

Transcript

  • 1. The Top 20 Errors in VHDL .. Most Common VHDL Errors Ref. VHDL Golden Reference, DulousThis is a list of the most common VHDL errors. The Top 10 account for about40% of all errors. The Top 20 account for about 60% of all errors.1-10- Missing or misplaced begin in architecture / process / subprogram Errors- Swapping <= := and = Top Ten Errors Next Ten Errors- Missing or extra end if / end case / end loop / end process etc... Other Errors- Wrong quotes around characters / strings / integers- Incompatible types in assignments / operators 40% 40%- Missing or extra ; at end of declaration / statement- Misspelt identifier- Undefined signal / variable / constant 20%- Missing library / use- Wrong separator , / ; / : / .11-20- Missing sensitivity list / wait statement in process- Sensitivity list and wait statement in same process- Same name used twice- elseif or endif (instead of elsif and end if respectively)- Using the wrong user defined identifier- Extra / missing / mistyped character- Missing signals in sensitivity list- Mismatched vector lengths- Using a reserved identifier- Reading out ports 24 August 2012

×