Your SlideShare is downloading. ×
EyeQ2™ Vision System on a Chip
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×

Introducing the official SlideShare app

Stunning, full-screen experience for iPhone and Android

Text the download link to your phone

Standard text messaging rates apply

EyeQ2™ Vision System on a Chip

2,395
views

Published on

EyeQ2, Mobileye's System-on-Chip (SoC) delivers a second generation solution for computationally intensive applications of real-time visual recognition and scene interpretation and has cabin-grade …

EyeQ2, Mobileye's System-on-Chip (SoC) delivers a second generation solution for computationally intensive applications of real-time visual recognition and scene interpretation and has cabin-grade automotive qualification for use in intelligent vehicle systems. The EyeQ2 reflects a new philosophy of vision based processing platforms, and includes an optimal combination for vision scalar and vector processing on a single die, based on Mobileye's algorithm knowledge.

Published in: Automotive, Technology

0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total Views
2,395
On Slideshare
0
From Embeds
0
Number of Embeds
0
Actions
Shares
0
Downloads
70
Comments
0
Likes
0
Embeds 0
No embeds

Report content
Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
No notes for slide

Transcript

  • 1. EyeQ2™ Vision System on a Chip Technology EyeQ2, Mobileye's System-on-Chip (SoC) delivers a second vision computations required by the applications such as generation solution for computationally intensive applications tracking and pattern classification. of real-time visual recognition and scene interpretation and has cabin-grade automotive qualification for use in intelligent The Sonics Interconnect: vehicle systems. The EyeQ2 reflects a new philosophy of vision based processing platforms, and includes an optimal Vision Computing Engine (VCE) and Vector Microcode Machine combination for vision scalar and vector processing on a single (VMP): EyeQ2 has five VCEs and three VMPs optimized for die, based on Mobileye's algorithm knowledge. EyeQ2 will be launched in 2009,start of production, involving a consolidated feature package of lanes, vehicles, pedestrian detection, and fusion. An engineering sample will be available in the first quarter of 2008. Mobileye EyeQ is manufactured by STMicroelectronics. The chip architecture is designed to run a full-fledged application on a single chip, and is completely programmable to accommodate a wide range of visual processing applications beyond automotive specific applications. EyeQ2 is manufactured using the leading STMicroelectronics CMOS 90nm-micron technology, operating at 332 MHz. To optimize cost performance, all peripheral interfaces are integrated into the SoC, including dual CAN Controllers; dual UART, I2C, Mobile DDR SDRAM controller, parallel I/O, dual video image data capture and video out units. Mobileye’s SDK (System Development Kit) for EyeQ2 provides a comprehensive work environment for developers of EyeQ2-based applications. It is also suitable for inexperienced developers. The SDK is provided with Mobileye vision algorithm libraries. The EyeQ2 architecture consists of two floating point, hyper-thread 64bit RISC 34KMIPS CPUs, five Vision Computing Engines (VCE), three Vector Microcode Processors (VMP), Denali 64bit Mobile DDR Controller, 128bit internal Sonics Interconnect, dual 16bit Video input and 18bit Video output controllers, 16 channels DMA and several peripherals. The MIPS34K CPU manages the five VCEs, three VMP and the DMA, the second MIPS34K CPU and the multi-channel DMA as well as the other peripherals. The five VCEs, three VMP and the MIPS34K CPU perform all the intensive
  • 2. EyeQ2™ Vision System on a Chip computing of major time-consuming image processing tasks. All the VCEs work in parallel, retrieving their tasks from task Two Floating Point MIPS34K hyper threads RISC CPU queues (one per each VCE) by the on-block DMA channels. The The VCE/VMP modules are: VCEs and VMPs communicate over the high bandwidth • Classifier Engine - CE interconnect block, via a common master port. The task • Image scaling & preprocessing units queues are managed by the on-block DMA channels. All the • Pattern classifier units VCEs work in parallel, retrieving their tasks from task queues (one per each VCE) by the on-block DMA channels. The VCEs Tracker Engine-Trk and VMPs communicate over the high bandwidth interconnect • Image warping and motion analysis unit block, via a common master port. The task queues are managed by the on-block DMA channels. Ahigh-speed, 128bit width, Pre-process, Window-PW 512Kbyte on-chip SRAM is located on this interconnect for fast • Image Convolver and image pyramid units image memory storage and retrieval. • Computes vertical and& horizontal edge maps Filter Engine-F Two MIPS34K hyper tread CPUs: • Features based classifier unit • 332 MHz operation Disparity Finder Engine-dF • 32KB Data and Instruction Caches • Powerful stereo engine • Programmable search, 2 pixel/clock • 32KB and 8KB scratch pad memories • Four treads per Core Vector Microcode module -VMP: • A generic vector processing unit without cache • Interthread Unit for fast MIPS to MIPS communication • Vector Microcode machine Very Long Instruction Word (VLIW) • Floating Point Arithmetic Units Each field is a Single Instruction Multi Data (SIMD) Each Instruction takes one clock Pipeline is handled by the programmer 64 bit OCP Master Port "images" Program and Data memories are local • No cache • Deterministic accesses DMA Channels Instruction example (dx):{ R0=Read0; Next0; R1=R0;(R2, R0) =COMB(R1, R0); R3=HSUB(R1, R2); Write1(R3); Next1; Cont(0) } Local Memory for input or results images The Interconnect: The interconnect provides a high connectivity scheme needed for providing the required data bandwidth of the vision processing. The M Interconnect routes the 11 master ports to VCE engine the four slave ports and enables concurrent operation of up to four 128bit OCP busses. If there is a bus contention on a slave port, the Interconnect decides on the winning master according to the priority scheme. Short queue 16 channel DMA: for 8 vision tasks/results The 16 channel DMA Controller is located on the Master Port. The DMA Controller is programmed by the MIPS34K CPU to support the captured video streams via the Video Interfaces 32 bit OCP Slave Port block, drive the processed video via the video out interface "commands" and for on and off chip general data transactions.
  • 3. EyeQ2™ Vision System on a Chip Main features are: Expandability • Memory to memory, peripheral to memory, and peripheral • 16-bit Flash/SRAM Ctrl to peripheral transfers • 64/32-bit Mobile DDR-SDRAM - fast and Robust external • Scatter or qather DMA is supported through the use of linked memories lists • 64bit AHB bus width EyeQ2™ has two video in and one video out interfaces: Video In • Supports a wide array of formats: Monochrome, Bayer, RGB, Y:Cb:Cr 1000Mb • Input frame size – up to 2048 x 2048 (Bayer) • Four data channels host pc • Blurring, Sub-sampling, g curve approximation per channel ICE + TRACE TOOLS • Programmable Cropping frame size per channel • Up to four histograms per channel Video Out SIM2 TCPIP • Supports RGB (5-6-5, 6-6-6, 8bit), Y:Cb:Cr 4:2:2 (8-8,8bit) host interface connector • Output frame size – up to 4096 x 2048 L camera C JTAG PDt/RRT V • Two layers (Image and Graphics) module D A M S • Transparency - å-blending M • LUT for data layer generation C O EyeQ2 camera D module O EyeQ2™ has the following interfaces: N I/F A separate 32-bit low bandwidth Peripheral Bus EPM2 (APB) is provided to connect all of the various car interface connector peripherals such as the CAN Controllers High connectivity • 2 x CAN 2.0 ports • 2 x UART ports car battery GPIO 2 x CAN • I2C slave/master port keypad-optional • 32bit GPIO port • 8 Timers
  • 4. EyeQ2™ Vision System on a Chip Features Benefits: • Reduces the driver's load and increases driving safety • Low-cost — suitable for mass implementation • Compact size, single board solution • High reliability and availability • Performs a wide range of additional comfort functions EyeQ2 ebug supports In addition to the standard JTAG, the device supports high visibility by two debug ports: This enables to trace the CPUs internal activity as well as the internal Interconnect’s bus transactions. This allows the programmer to optimize the internal bandwidth and the 11 processors performance. • 16bit Program & Data trace (PDtrace). Lossless / Stall-free tracing of MIPS two CPUs • 16bit Request-Response Trace (RRT). Innovated Lossless and Stall-free internal buses bandwidth and latency. EyeQ™ development platform EPM2 The following development platform enables: • Record EyeQ Image processing to the PC • Download video streams from the PC to EyeQ2 • Download new code to EyeQ2 from the PC • Download Calibration to EyeQ2 from the PC Mobileye Our Vision. Your Safety. . www.mobileye.com Mobileye Technologies Limited. All rights reserved, 9/2007 Mobileye®, MOBILEYE AWS™, SeeQ® and EyeQ™ are trademarks of Mobileye Technologies Limited. Specifications are subject to change without notice.